All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH 1/2] arm64: dts: NS2: Add all of the UARTs
@ 2016-05-11 22:56 ` Jon Mason
  0 siblings, 0 replies; 34+ messages in thread
From: Jon Mason @ 2016-05-11 22:56 UTC (permalink / raw)
  To: linux-arm-kernel

Add all of the UARTs present on NS2 and enable them in the SVK device
tree file.  Also, do some magic to make sure that uart3 is discovered as
ttyS0 (as that is the console UART).

Signed-off-by: Jon Mason <jonmason@broadcom.com>
---
 arch/arm64/boot/dts/broadcom/ns2-svk.dts | 16 ++++++++++++++++
 arch/arm64/boot/dts/broadcom/ns2.dtsi    | 30 ++++++++++++++++++++++++++++++
 2 files changed, 46 insertions(+)

diff --git a/arch/arm64/boot/dts/broadcom/ns2-svk.dts b/arch/arm64/boot/dts/broadcom/ns2-svk.dts
index 7cd3640..b062a44 100644
--- a/arch/arm64/boot/dts/broadcom/ns2-svk.dts
+++ b/arch/arm64/boot/dts/broadcom/ns2-svk.dts
@@ -40,10 +40,14 @@
 
 	aliases {
 		serial0 = &uart3;
+		serial1 = &uart0;
+		serial2 = &uart1;
+		serial3 = &uart2;
 	};
 
 	chosen {
 		stdout-path = "serial0:115200n8";
+		bootargs = "earlycon=uart8250,mmio32,0x66130000";
 	};
 
 	memory {
@@ -68,6 +72,18 @@
 	status = "ok";
 };
 
+&uart0 {
+	status = "ok";
+};
+
+&uart1 {
+	status = "ok";
+};
+
+&uart2 {
+	status = "ok";
+};
+
 &uart3 {
 	status = "ok";
 };
diff --git a/arch/arm64/boot/dts/broadcom/ns2.dtsi b/arch/arm64/boot/dts/broadcom/ns2.dtsi
index 788ed8f..c77a9e8 100644
--- a/arch/arm64/boot/dts/broadcom/ns2.dtsi
+++ b/arch/arm64/boot/dts/broadcom/ns2.dtsi
@@ -357,6 +357,36 @@
 			status = "disabled";
 		};
 
+		uart0: serial at 66100000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x66100000 0x100>;
+			interrupts = <GIC_SPI 390 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&iprocslow>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		uart1: serial at 66110000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x66110000 0x100>;
+			interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&iprocslow>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		uart2: serial at 66120000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x66120000 0x100>;
+			interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&iprocslow>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
 		uart3: serial at 66130000 {
 			compatible = "snps,dw-apb-uart";
 			reg = <0x66130000 0x100>;
-- 
1.9.1

^ permalink raw reply related	[flat|nested] 34+ messages in thread

end of thread, other threads:[~2016-05-20 18:45 UTC | newest]

Thread overview: 34+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2016-05-11 22:56 [PATCH 1/2] arm64: dts: NS2: Add all of the UARTs Jon Mason
2016-05-11 22:56 ` Jon Mason
2016-05-11 22:56 ` Jon Mason
2016-05-11 22:56 ` [PATCH 2/2] arm64: dts: NS2: Add CCI-400 PMU support Jon Mason
2016-05-11 22:56   ` Jon Mason
2016-05-11 22:56   ` Jon Mason
2016-05-20 18:45   ` Florian Fainelli
2016-05-20 18:45     ` Florian Fainelli
2016-05-20 18:45     ` Florian Fainelli
2016-05-12  6:16 ` [PATCH 1/2] arm64: dts: NS2: Add all of the UARTs Kefeng Wang
2016-05-12  6:16   ` Kefeng Wang
2016-05-12  6:16   ` Kefeng Wang
2016-05-12 14:46   ` Jon Mason
2016-05-12 16:52     ` Ray Jui
2016-05-12 16:52       ` Ray Jui
2016-05-13  1:17       ` Kefeng Wang
2016-05-13  1:17         ` Kefeng Wang
2016-05-13  1:17         ` Kefeng Wang
2016-05-13  2:09     ` Kefeng Wang
2016-05-13  2:09       ` Kefeng Wang
2016-05-13  2:09       ` Kefeng Wang
2016-05-13 16:49       ` Jon Mason
2016-05-16  1:11         ` Kefeng Wang
2016-05-16  1:11           ` Kefeng Wang
2016-05-16  1:11           ` Kefeng Wang
2016-05-17 19:56           ` Florian Fainelli
2016-05-17 19:56             ` Florian Fainelli
2016-05-17 19:56             ` Florian Fainelli
2016-05-18  5:50             ` Kefeng Wang
2016-05-18  5:50               ` Kefeng Wang
2016-05-18  5:50               ` Kefeng Wang
2016-05-20 18:45 ` Florian Fainelli
2016-05-20 18:45   ` Florian Fainelli
2016-05-20 18:45   ` Florian Fainelli

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.