All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <57768597.2070606@rock-chips.com>

diff --git a/a/1.txt b/N1/1.txt
index cd756ab..7c477e5 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,6 +1,6 @@
 Hi Marc,
 
-On 2016年07月01日 21:21, Marc Zyngier wrote:
+On 2016?07?01? 21:21, Marc Zyngier wrote:
 > On a big-little system, PMUs can be wired to CPUs using per CPU
 > interrups (PPI). In this case, it is important to make sure that
 > the enable/disable do happen on the right set of CPUs.
@@ -127,4 +127,4 @@ Also, 'perf top' to monitor the PMU interrupts from cpus
 >   	if (using_spi && i == pdev->num_resources)
 
 -- 
-caesar wang | software engineer | wxt@rock-chip.com
+caesar wang | software engineer | wxt at rock-chip.com
diff --git a/a/content_digest b/N1/content_digest
index 9d4e0de..2c0bfc1 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,26 +1,13 @@
  "ref\01467379291-18413-1-git-send-email-marc.zyngier@arm.com\0"
- "From\0Caesar Wang <wxt@rock-chips.com>\0"
- "Subject\0Re: [PATCH] drivers/perf: arm-pmu: Handle per-interrupt affinity mask\0"
+ "From\0wxt@rock-chips.com (Caesar Wang)\0"
+ "Subject\0[PATCH] drivers/perf: arm-pmu: Handle per-interrupt affinity mask\0"
  "Date\0Fri, 01 Jul 2016 23:00:39 +0800\0"
- "To\0Marc Zyngier <marc.zyngier@arm.com>"
-  linux-kernel@vger.kernel.org
-  linux-arm-kernel@lists.infradead.org
-  devicetree@vger.kernel.org
- " linux-rockchip@lists.infradead.org\0"
- "Cc\0Heiko Stuebner <heiko@sntech.de>"
-  Will Deacon <will.deacon@arm.com>
-  cf@rock-chips.com
-  huangtao@rock-chips.com
-  jay.xu@rock-chips.com
-  David Wu <david.wu@rock-chips.com>
-  Brian Norris <briannorris@chromium.org>
-  Mark Rutland <mark.rutland@arm.com>
- " Rob Herring <robh+dt@kernel.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "Hi Marc,\n"
  "\n"
- "On 2016\345\271\26407\346\234\21001\346\227\245 21:21, Marc Zyngier wrote:\n"
+ "On 2016?07?01? 21:21, Marc Zyngier wrote:\n"
  "> On a big-little system, PMUs can be wired to CPUs using per CPU\n"
  "> interrups (PPI). In this case, it is important to make sure that\n"
  "> the enable/disable do happen on the right set of CPUs.\n"
@@ -147,6 +134,6 @@
  ">   \tif (using_spi && i == pdev->num_resources)\n"
  "\n"
  "-- \n"
- caesar wang | software engineer | wxt@rock-chip.com
+ caesar wang | software engineer | wxt at rock-chip.com
 
-490676a390897f2340bf2e9215b6236f2c69d698e239f9055c29690c8828b21c
+5d6958372131a0f6d3bd47963be34cbe6bc309f81139b15ea3b600d0e2f14d1e

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.