All of lore.kernel.org
 help / color / mirror / Atom feed
From: Dongdong Liu <liudongdong3@huawei.com>
To: Po Liu <po.liu@nxp.com>, <linux-pci@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>,
	<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>
Cc: Bjorn Helgaas <bhelgaas@google.com>,
	Shawn Guo <shawnguo@kernel.org>,
	"Marc Zyngier" <marc.zyngier@arm.com>,
	Rob Herring <robh@kernel.org>, Roy Zang <roy.zang@nxp.com>,
	Mingkai Hu <mingkai.hu@nxp.com>,
	Stuart Yoder <stuart.yoder@nxp.com>,
	Yang-Leo Li <leoyang.li@nxp.com>, Arnd Bergmann <arnd@arndb.de>,
	Minghuan Lian <minghuan.lian@nxp.com>,
	Murali Karicheri <m-karicheri2@ti.com>,
	Linuxarm <linuxarm@huawei.com>
Subject: Re: [PATCH v3 2/2] pci/aer: interrupt fixup in the quirk
Date: Mon, 4 Jul 2016 16:44:20 +0800	[thread overview]
Message-ID: <577A21E4.1030301@huawei.com> (raw)
In-Reply-To: <1465892645-32381-2-git-send-email-po.liu@nxp.com>

Hi Po

I found a problem with the similar patch. as the below log.

[    4.287060] pci 0000:80:00.0: quirk_aer_interrupt dev->irq 416
[    4.293778] pcieport 0000:80:00.0: pci_device_probe in
[    4.299605] pcieport 0000:80:00.0: of_irq_parse_pci() failed with rc=-22
[    4.307209] pcieport 0000:80:00.0: init_service_irqs  dev->irq 0

The fucntions are called as below sequence.
1. quirk_aer_interrupt, get the aer dev->irq 416.
2. pci_device_probe->of_irq_parse_pci, of_irq_parse_pci() failed, then dev->irq changed to 0.

So this patch could not work with aer.

Thanks
Dongdong
在 2016/6/14 16:24, Po Liu 写道:
> On some platforms, root port doesn't support MSI/MSI-X/INTx in RC mode.
> When chip support the aer interrupt with none MSI/MSI-X/INTx mode,
> maybe there is interrupt line for aer pme etc. Search the interrupt
> number in the fdt file. Then fixup the dev->irq with it.
>
> Signed-off-by: Po Liu <po.liu@nxp.com>
> ---
> changes for V3:
> 	- Move to quirk;
> 	- Only correct the irq in RC mode;
>
>   drivers/pci/quirks.c | 29 +++++++++++++++++++++++++++++
>   1 file changed, 29 insertions(+)
>
> diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
> index ee72ebe..8b39cce 100644
> --- a/drivers/pci/quirks.c
> +++ b/drivers/pci/quirks.c
> @@ -25,6 +25,7 @@
>   #include <linux/sched.h>
>   #include <linux/ktime.h>
>   #include <linux/mm.h>
> +#include <linux/of_irq.h>
>   #include <asm/dma.h>	/* isa_dma_bridge_buggy */
>   #include "pci.h"
>
> @@ -4419,3 +4420,31 @@ static void quirk_intel_qat_vf_cap(struct pci_dev *pdev)
>   	}
>   }
>   DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x443, quirk_intel_qat_vf_cap);
> +
> +/* If root port doesn't support MSI/MSI-X/INTx in RC mode,
> + * but use standalone irq. Read the device tree for the aer
> + * interrupt number.
> + */
> +static void quirk_aer_interrupt(struct pci_dev *dev)
> +{
> +	int ret;
> +	u8 header_type;
> +	struct device_node *np = NULL;
> +
> +	/* Only for the RC mode device */
> +	pci_read_config_byte(dev, PCI_HEADER_TYPE, &header_type);
> +	if ((header_type & 0x7F) != PCI_HEADER_TYPE_BRIDGE)
> +		return;
> +
> +	if (dev->bus->dev.of_node)
> +		np = dev->bus->dev.of_node;
> +
> +	if (IS_ENABLED(CONFIG_OF_IRQ) && np) {
> +		ret = of_irq_get_byname(np, "aer");
> +		if (ret > 0) {
> +			dev->no_msi = 1;
> +			dev->irq = ret;
> +		}
> +	}
> +}
> +DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_FREESCALE, PCI_ANY_ID, quirk_aer_interrupt);
>



WARNING: multiple messages have this Message-ID (diff)
From: liudongdong3@huawei.com (Dongdong Liu)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 2/2] pci/aer: interrupt fixup in the quirk
Date: Mon, 4 Jul 2016 16:44:20 +0800	[thread overview]
Message-ID: <577A21E4.1030301@huawei.com> (raw)
In-Reply-To: <1465892645-32381-2-git-send-email-po.liu@nxp.com>

Hi Po

I found a problem with the similar patch. as the below log.

[    4.287060] pci 0000:80:00.0: quirk_aer_interrupt dev->irq 416
[    4.293778] pcieport 0000:80:00.0: pci_device_probe in
[    4.299605] pcieport 0000:80:00.0: of_irq_parse_pci() failed with rc=-22
[    4.307209] pcieport 0000:80:00.0: init_service_irqs  dev->irq 0

The fucntions are called as below sequence.
1. quirk_aer_interrupt, get the aer dev->irq 416.
2. pci_device_probe->of_irq_parse_pci, of_irq_parse_pci() failed, then dev->irq changed to 0.

So this patch could not work with aer.

Thanks
Dongdong
? 2016/6/14 16:24, Po Liu ??:
> On some platforms, root port doesn't support MSI/MSI-X/INTx in RC mode.
> When chip support the aer interrupt with none MSI/MSI-X/INTx mode,
> maybe there is interrupt line for aer pme etc. Search the interrupt
> number in the fdt file. Then fixup the dev->irq with it.
>
> Signed-off-by: Po Liu <po.liu@nxp.com>
> ---
> changes for V3:
> 	- Move to quirk;
> 	- Only correct the irq in RC mode;
>
>   drivers/pci/quirks.c | 29 +++++++++++++++++++++++++++++
>   1 file changed, 29 insertions(+)
>
> diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
> index ee72ebe..8b39cce 100644
> --- a/drivers/pci/quirks.c
> +++ b/drivers/pci/quirks.c
> @@ -25,6 +25,7 @@
>   #include <linux/sched.h>
>   #include <linux/ktime.h>
>   #include <linux/mm.h>
> +#include <linux/of_irq.h>
>   #include <asm/dma.h>	/* isa_dma_bridge_buggy */
>   #include "pci.h"
>
> @@ -4419,3 +4420,31 @@ static void quirk_intel_qat_vf_cap(struct pci_dev *pdev)
>   	}
>   }
>   DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x443, quirk_intel_qat_vf_cap);
> +
> +/* If root port doesn't support MSI/MSI-X/INTx in RC mode,
> + * but use standalone irq. Read the device tree for the aer
> + * interrupt number.
> + */
> +static void quirk_aer_interrupt(struct pci_dev *dev)
> +{
> +	int ret;
> +	u8 header_type;
> +	struct device_node *np = NULL;
> +
> +	/* Only for the RC mode device */
> +	pci_read_config_byte(dev, PCI_HEADER_TYPE, &header_type);
> +	if ((header_type & 0x7F) != PCI_HEADER_TYPE_BRIDGE)
> +		return;
> +
> +	if (dev->bus->dev.of_node)
> +		np = dev->bus->dev.of_node;
> +
> +	if (IS_ENABLED(CONFIG_OF_IRQ) && np) {
> +		ret = of_irq_get_byname(np, "aer");
> +		if (ret > 0) {
> +			dev->no_msi = 1;
> +			dev->irq = ret;
> +		}
> +	}
> +}
> +DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_FREESCALE, PCI_ANY_ID, quirk_aer_interrupt);
>

WARNING: multiple messages have this Message-ID (diff)
From: Dongdong Liu <liudongdong3@huawei.com>
To: Po Liu <po.liu@nxp.com>,
	linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org, devicetree@vger.kernel.org
Cc: Bjorn Helgaas <bhelgaas@google.com>,
	Shawn Guo <shawnguo@kernel.org>,
	Marc Zyngier <marc.zyngier@arm.com>,
	Rob Herring <robh@kernel.org>, Roy Zang <roy.zang@nxp.com>,
	Mingkai Hu <mingkai.hu@nxp.com>,
	Stuart Yoder <stuart.yoder@nxp.com>,
	Yang-Leo Li <leoyang.li@nxp.com>, Arnd Bergmann <arnd@arndb.de>,
	Minghuan Lian <minghuan.lian@nxp.com>,
	Murali Karicheri <m-karicheri2@ti.com>,
	Linuxarm <linuxarm@huawei.com>
Subject: Re: [PATCH v3 2/2] pci/aer: interrupt fixup in the quirk
Date: Mon, 4 Jul 2016 16:44:20 +0800	[thread overview]
Message-ID: <577A21E4.1030301@huawei.com> (raw)
In-Reply-To: <1465892645-32381-2-git-send-email-po.liu@nxp.com>

Hi Po

I found a problem with the similar patch. as the below log.

[    4.287060] pci 0000:80:00.0: quirk_aer_interrupt dev->irq 416
[    4.293778] pcieport 0000:80:00.0: pci_device_probe in
[    4.299605] pcieport 0000:80:00.0: of_irq_parse_pci() failed with rc=-22
[    4.307209] pcieport 0000:80:00.0: init_service_irqs  dev->irq 0

The fucntions are called as below sequence.
1. quirk_aer_interrupt, get the aer dev->irq 416.
2. pci_device_probe->of_irq_parse_pci, of_irq_parse_pci() failed, then dev->irq changed to 0.

So this patch could not work with aer.

Thanks
Dongdong
在 2016/6/14 16:24, Po Liu 写道:
> On some platforms, root port doesn't support MSI/MSI-X/INTx in RC mode.
> When chip support the aer interrupt with none MSI/MSI-X/INTx mode,
> maybe there is interrupt line for aer pme etc. Search the interrupt
> number in the fdt file. Then fixup the dev->irq with it.
>
> Signed-off-by: Po Liu <po.liu@nxp.com>
> ---
> changes for V3:
> 	- Move to quirk;
> 	- Only correct the irq in RC mode;
>
>   drivers/pci/quirks.c | 29 +++++++++++++++++++++++++++++
>   1 file changed, 29 insertions(+)
>
> diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
> index ee72ebe..8b39cce 100644
> --- a/drivers/pci/quirks.c
> +++ b/drivers/pci/quirks.c
> @@ -25,6 +25,7 @@
>   #include <linux/sched.h>
>   #include <linux/ktime.h>
>   #include <linux/mm.h>
> +#include <linux/of_irq.h>
>   #include <asm/dma.h>	/* isa_dma_bridge_buggy */
>   #include "pci.h"
>
> @@ -4419,3 +4420,31 @@ static void quirk_intel_qat_vf_cap(struct pci_dev *pdev)
>   	}
>   }
>   DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x443, quirk_intel_qat_vf_cap);
> +
> +/* If root port doesn't support MSI/MSI-X/INTx in RC mode,
> + * but use standalone irq. Read the device tree for the aer
> + * interrupt number.
> + */
> +static void quirk_aer_interrupt(struct pci_dev *dev)
> +{
> +	int ret;
> +	u8 header_type;
> +	struct device_node *np = NULL;
> +
> +	/* Only for the RC mode device */
> +	pci_read_config_byte(dev, PCI_HEADER_TYPE, &header_type);
> +	if ((header_type & 0x7F) != PCI_HEADER_TYPE_BRIDGE)
> +		return;
> +
> +	if (dev->bus->dev.of_node)
> +		np = dev->bus->dev.of_node;
> +
> +	if (IS_ENABLED(CONFIG_OF_IRQ) && np) {
> +		ret = of_irq_get_byname(np, "aer");
> +		if (ret > 0) {
> +			dev->no_msi = 1;
> +			dev->irq = ret;
> +		}
> +	}
> +}
> +DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_FREESCALE, PCI_ANY_ID, quirk_aer_interrupt);
>

  parent reply	other threads:[~2016-07-04  8:46 UTC|newest]

Thread overview: 187+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-05-26  6:00 [PATCH 2/2] aer: add support aer interrupt with none MSI/MSI-X/INTx mode Po Liu
2016-05-26  6:00 ` Po Liu
2016-05-26  6:00 ` Po Liu
2016-05-26  6:00 ` Po Liu
2016-06-02  3:48 ` Bjorn Helgaas
2016-06-02  3:48   ` Bjorn Helgaas
2016-06-02  5:01   ` Po Liu
2016-06-02  5:01     ` Po Liu
2016-06-02  5:01     ` Po Liu
2016-06-02 13:55     ` Bjorn Helgaas
2016-06-02 13:55       ` Bjorn Helgaas
2016-06-02 15:37       ` Murali Karicheri
2016-06-02 15:37         ` Murali Karicheri
2016-06-03  4:09         ` Bjorn Helgaas
2016-06-03  4:09           ` Bjorn Helgaas
2016-06-03 17:31           ` Murali Karicheri
2016-06-03 17:31             ` Murali Karicheri
2016-06-04  3:48             ` Bjorn Helgaas
2016-06-04  3:48               ` Bjorn Helgaas
2016-06-06  7:32               ` Po Liu
2016-06-06  7:32                 ` Po Liu
2016-06-06  7:32                 ` Po Liu
2016-06-06  7:32                 ` Po Liu
2016-06-06 14:01                 ` Murali Karicheri
2016-06-06 14:01                   ` Murali Karicheri
2016-06-06 18:10                   ` Bjorn Helgaas
2016-06-06 18:10                     ` Bjorn Helgaas
2016-06-07 10:07                     ` Po Liu
2016-06-07 10:07                       ` Po Liu
2016-06-07 10:07                       ` Po Liu
2016-06-07 10:07                       ` Po Liu
2016-06-07 22:46                       ` Bjorn Helgaas
2016-06-07 22:46                         ` Bjorn Helgaas
2016-06-07 22:46                         ` Bjorn Helgaas
2016-06-08  4:56                         ` Po Liu
2016-06-08  4:56                           ` Po Liu
2016-06-08  4:56                           ` Po Liu
2016-06-08  4:56                           ` Po Liu
2016-06-14  6:12 ` [PATCH v2 1/2] nxp/dts: add pcie aer interrupt-name property in the dts Po Liu
2016-06-14  6:12   ` Po Liu
2016-06-14  6:12   ` Po Liu
2016-06-14  6:12   ` Po Liu
2016-06-14  6:12   ` [PATCH v2 2/2] pci/aer: interrupt fixup in the quirk Po Liu
2016-06-14  6:12     ` Po Liu
2016-06-14  6:12     ` Po Liu
2016-06-16 13:54     ` Bjorn Helgaas
2016-06-16 13:54       ` Bjorn Helgaas
2016-06-17  3:30       ` Po Liu
2016-06-17  3:30         ` Po Liu
2016-06-17  3:30         ` Po Liu
2016-06-17  3:30         ` Po Liu
2016-07-01  8:46       ` Po Liu
2016-07-01  8:46         ` Po Liu
2016-07-01  8:46         ` Po Liu
2016-07-01  8:46         ` Po Liu
2016-06-14  8:24 ` [PATCH v3 1/2] nxp/dts: add pcie aer interrupt-name property in the dts Po Liu
2016-06-14  8:24   ` Po Liu
2016-06-14  8:24   ` Po Liu
2016-06-14  8:24   ` Po Liu
2016-06-14  8:24   ` [PATCH v3 2/2] pci/aer: interrupt fixup in the quirk Po Liu
2016-06-14  8:24     ` Po Liu
2016-06-14  8:24     ` Po Liu
2016-06-14  8:24     ` Po Liu
2016-06-23  5:43     ` Dongdong Liu
2016-06-23  5:43       ` Dongdong Liu
2016-06-23  5:43       ` Dongdong Liu
2016-07-01  8:40       ` Po Liu
2016-07-01  8:40         ` Po Liu
2016-07-01  8:40         ` Po Liu
2016-07-01  8:40         ` Po Liu
2016-07-04  8:44     ` Dongdong Liu [this message]
2016-07-04  8:44       ` Dongdong Liu
2016-07-04  8:44       ` Dongdong Liu
2016-07-05  3:03       ` Po Liu
2016-07-05  3:03         ` Po Liu
2016-07-05  3:03         ` Po Liu
2016-07-06  8:38         ` Dongdong Liu
2016-07-06  8:38           ` Dongdong Liu
2016-07-06  8:38           ` Dongdong Liu
2016-07-29 22:41     ` Bjorn Helgaas
2016-07-29 22:41       ` Bjorn Helgaas
2016-07-29 22:41       ` Bjorn Helgaas
2016-07-29 22:41       ` Bjorn Helgaas
2016-08-22 10:09       ` Po Liu
2016-08-22 10:09         ` Po Liu
2016-08-22 10:09         ` Po Liu
2016-08-22 10:09         ` Po Liu
2016-09-20 20:47         ` Bjorn Helgaas
2016-09-20 20:47           ` Bjorn Helgaas
2016-09-21  6:51           ` Po Liu
2016-09-21  6:51             ` Po Liu
2016-09-21  6:51             ` Po Liu
2016-09-21  6:51             ` Po Liu
2016-09-21 21:53             ` Bjorn Helgaas
2016-09-21 21:53               ` Bjorn Helgaas
2016-09-21 21:53               ` Bjorn Helgaas
2016-09-21 21:53               ` Bjorn Helgaas
2016-08-31  6:37     ` [PATCH v4 1/2] nxp/dts: add pcie aer interrupt-name property in the dts Po Liu
2016-08-31  6:37       ` Po Liu
2016-08-31  6:37       ` Po Liu
2016-08-31  6:37       ` [PATCH v4 2/2] pci:aer: add support aer interrupt with none MSI/MSI-X/INTx mode Po Liu
2016-08-31  6:37         ` Po Liu
2016-08-31  6:37         ` Po Liu
2016-09-02 15:17         ` Rob Herring
2016-09-02 15:17           ` Rob Herring
2016-09-02 15:17           ` Rob Herring
2016-09-05  6:05           ` Po Liu
2016-09-05  6:05             ` Po Liu
2016-09-05  6:05             ` Po Liu
2016-09-05  6:05             ` Po Liu
2016-09-13  4:40         ` [PATCH v5 1/3] arm/dts: add pcie aer interrupt-name property in the dts Po Liu
2016-09-13  4:40           ` Po Liu
2016-09-13  4:40           ` Po Liu
2016-09-13  4:40           ` Po Liu
2016-09-13  4:40           ` [PATCH v5 2/3] arm64/dts: " Po Liu
2016-09-13  4:40             ` Po Liu
2016-09-13  4:40             ` Po Liu
2016-09-13  4:40           ` [PATCH v5 3/3] pci:aer: add support aer interrupt with none MSI/MSI-X/INTx mode Po Liu
2016-09-13  4:40             ` Po Liu
2016-09-13  4:40             ` Po Liu
2016-09-13  4:40             ` Po Liu
2016-09-18  0:52             ` Shawn Guo
2016-09-18  0:52               ` Shawn Guo
2016-09-18  0:52               ` Shawn Guo
2016-09-18  3:37               ` Po Liu
2016-09-18  3:37                 ` Po Liu
2016-09-18  3:37                 ` Po Liu
2016-09-18  3:37                 ` Po Liu
2016-09-20 12:39                 ` Shawn Guo
2016-09-20 12:39                   ` Shawn Guo
2016-09-20 12:39                   ` Shawn Guo
2016-09-21  6:54                   ` Po Liu
2016-09-21  6:54                     ` Po Liu
2016-09-21  6:54                     ` Po Liu
2016-09-21  6:54                     ` Po Liu
2016-09-30 22:13                     ` Shawn Guo
2016-09-30 22:13                       ` Shawn Guo
2016-09-23 13:06                 ` Rob Herring
2016-09-23 13:06                   ` Rob Herring
2016-09-26  8:25                   ` Po Liu
2016-09-26  8:25                     ` Po Liu
2016-09-26  8:25                     ` Po Liu
2016-09-26  8:25                     ` Po Liu
2016-09-21 22:37             ` Bjorn Helgaas
2016-09-21 22:37               ` Bjorn Helgaas
2016-09-21 22:37               ` Bjorn Helgaas
2016-09-21 22:37               ` Bjorn Helgaas
2016-09-22  2:53               ` Po Liu
2016-09-22  2:53                 ` Po Liu
2016-09-22  2:53                 ` Po Liu
2016-09-22  2:53                 ` Po Liu
2016-09-30  9:11             ` [PATCH v6 1/3] arm/dts-ls1021: add pcie aer/pme interrupt-name property in the dts Po Liu
2016-09-30  9:11               ` Po Liu
2016-09-30  9:11               ` Po Liu
2016-09-30  9:11               ` Po Liu
2016-09-30  9:11               ` [PATCH v6 2/3] arm64/dts-ls1043-ls2080: " Po Liu
2016-09-30  9:11                 ` Po Liu
2016-09-30  9:11                 ` Po Liu
2016-09-30  9:11                 ` Po Liu
2016-09-30  9:11               ` [PATCH v6 3/3] pci:add support aer/pme interrupts with none MSI/MSI-X/INTx mode Po Liu
2016-09-30  9:11                 ` Po Liu
2016-09-30  9:11                 ` Po Liu
2016-09-30  9:11                 ` Po Liu
2016-10-08 20:49                 ` Rob Herring
2016-10-08 20:49                   ` Rob Herring
2016-10-08 20:49                   ` Rob Herring
2016-10-09  2:47                   ` Po Liu
2016-10-09  2:47                     ` Po Liu
2016-10-09  2:47                     ` Po Liu
2016-10-09  2:47                     ` Po Liu
2016-09-05  2:25       ` [PATCH v4 1/2] nxp/dts: add pcie aer interrupt-name property in the dts Shawn Guo
2016-09-05  2:25         ` Shawn Guo
2016-09-12 22:13       ` Bjorn Helgaas
2016-09-12 22:13         ` Bjorn Helgaas
2016-09-12 22:13         ` Bjorn Helgaas
2016-09-13  3:02         ` Po Liu
2016-09-13  3:02           ` Po Liu
2016-09-13  3:02           ` Po Liu
2016-09-13  3:02           ` Po Liu
2016-06-16  0:36   ` [PATCH v3 " Shawn Guo
2016-06-16  0:36     ` Shawn Guo
2016-06-16 10:50     ` Po Liu
2016-06-16 10:50       ` Po Liu
2016-06-16 10:50       ` Po Liu
2016-06-16 10:50       ` Po Liu
2016-06-16 22:19   ` Rob Herring
2016-06-16 22:19     ` Rob Herring

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=577A21E4.1030301@huawei.com \
    --to=liudongdong3@huawei.com \
    --cc=arnd@arndb.de \
    --cc=bhelgaas@google.com \
    --cc=devicetree@vger.kernel.org \
    --cc=leoyang.li@nxp.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=linuxarm@huawei.com \
    --cc=m-karicheri2@ti.com \
    --cc=marc.zyngier@arm.com \
    --cc=minghuan.lian@nxp.com \
    --cc=mingkai.hu@nxp.com \
    --cc=po.liu@nxp.com \
    --cc=robh@kernel.org \
    --cc=roy.zang@nxp.com \
    --cc=shawnguo@kernel.org \
    --cc=stuart.yoder@nxp.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.