diff for duplicates of <577D448D.8030701@gmail.com> diff --git a/a/1.txt b/N1/1.txt index 1294139..f7c1867 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -2,7 +2,7 @@ On 16.06.2016 10:40, Jisheng Zhang wrote: > This patch adds the L2 cache topology for berlin4ct which has 1MB L2 > cache. > -> Signed-off-by: Jisheng Zhang <jszhang@marvell.com> +> Signed-off-by: Jisheng Zhang <jszhang-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org> > --- > arch/arm64/boot/dts/marvell/berlin4ct.dtsi | 8 ++++++++ > 1 file changed, 8 insertions(+) @@ -40,4 +40,9 @@ Sebastian > idle-states { > entry-method = "psci"; > CPU_SLEEP_0: cpu-sleep-0 { -> +> + +-- +To unsubscribe from this list: send the line "unsubscribe devicetree" in +the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org +More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/a/content_digest b/N1/content_digest index e6a0bb2..91df7f5 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,15 +1,23 @@ "ref\01466066418-1141-1-git-send-email-jszhang@marvell.com\0" - "From\0sebastian.hesselbarth@gmail.com (Sebastian Hesselbarth)\0" - "Subject\0[PATCH] arm64: dts: berlin4ct: Add L2 cache topology\0" + "ref\01466066418-1141-1-git-send-email-jszhang-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org\0" + "From\0Sebastian Hesselbarth <sebastian.hesselbarth-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\0" + "Subject\0Re: [PATCH] arm64: dts: berlin4ct: Add L2 cache topology\0" "Date\0Wed, 6 Jul 2016 19:49:01 +0200\0" - "To\0linux-arm-kernel@lists.infradead.org\0" + "To\0Jisheng Zhang <jszhang-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>" + robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org + mark.rutland-5wv7dgnIgG8@public.gmane.org + catalin.marinas-5wv7dgnIgG8@public.gmane.org + " will.deacon-5wv7dgnIgG8@public.gmane.org\0" + "Cc\0linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org" + devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org + " linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0" "\00:1\0" "b\0" "On 16.06.2016 10:40, Jisheng Zhang wrote:\n" "> This patch adds the L2 cache topology for berlin4ct which has 1MB L2\n" "> cache.\n" "> \n" - "> Signed-off-by: Jisheng Zhang <jszhang@marvell.com>\n" + "> Signed-off-by: Jisheng Zhang <jszhang-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>\n" "> ---\n" "> arch/arm64/boot/dts/marvell/berlin4ct.dtsi | 8 ++++++++\n" "> 1 file changed, 8 insertions(+)\n" @@ -47,6 +55,11 @@ "> \t\tidle-states {\n" "> \t\t\tentry-method = \"psci\";\n" "> \t\t\tCPU_SLEEP_0: cpu-sleep-0 {\n" - > + "> \n" + "\n" + "--\n" + "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n" + "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n" + More majordomo info at http://vger.kernel.org/majordomo-info.html -712b1e92814d1aa8c8ea6a48af24972e506c5d4b1eef113ac3b37cca06432a3f +72478b1099a9a5934858e8c6e2ec3167181c82e771a3914c72f895bad71f1d75
diff --git a/a/content_digest b/N2/content_digest index e6a0bb2..6bcfad2 100644 --- a/a/content_digest +++ b/N2/content_digest @@ -1,8 +1,15 @@ "ref\01466066418-1141-1-git-send-email-jszhang@marvell.com\0" - "From\0sebastian.hesselbarth@gmail.com (Sebastian Hesselbarth)\0" - "Subject\0[PATCH] arm64: dts: berlin4ct: Add L2 cache topology\0" + "From\0Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>\0" + "Subject\0Re: [PATCH] arm64: dts: berlin4ct: Add L2 cache topology\0" "Date\0Wed, 6 Jul 2016 19:49:01 +0200\0" - "To\0linux-arm-kernel@lists.infradead.org\0" + "To\0Jisheng Zhang <jszhang@marvell.com>" + robh+dt@kernel.org + mark.rutland@arm.com + catalin.marinas@arm.com + " will.deacon@arm.com\0" + "Cc\0linux-arm-kernel@lists.infradead.org" + devicetree@vger.kernel.org + " linux-kernel@vger.kernel.org\0" "\00:1\0" "b\0" "On 16.06.2016 10:40, Jisheng Zhang wrote:\n" @@ -49,4 +56,4 @@ "> \t\t\tCPU_SLEEP_0: cpu-sleep-0 {\n" > -712b1e92814d1aa8c8ea6a48af24972e506c5d4b1eef113ac3b37cca06432a3f +253578ff61b5b2a714b586839774b26c124a32af3dfe5ae214bb595e0436cfc0
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.