From mboxrd@z Thu Jan 1 00:00:00 1970 From: Caesar Wang Subject: Re: [PATCH v2 0/2] arm64: dts: rockchip: Support PMU for rk3399 SoCs Date: Mon, 05 Sep 2016 06:47:57 +0800 Message-ID: <57CCA49D.6060907@rock-chips.com> References: <1467792357-9749-1-git-send-email-wxt@rock-chips.com> <57CA159D.8050103@rock-chips.com> <2592055.1Nh3JWbsOA@phil> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8"; Format="flowed" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <2592055.1Nh3JWbsOA@phil> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+glpar-linux-rockchip=m.gmane.org-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org To: Heiko Stuebner Cc: mark.rutland-5wv7dgnIgG8@public.gmane.org, huangtao-TNX95d0MmH7DzftRWevZcw@public.gmane.org, Xing Zheng , devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, Marc Zyngier , Catalin Marinas , Brian Norris , Will Deacon , dianders-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, Masahiro Yamada , Rob Herring , David Wu , cf-TNX95d0MmH7DzftRWevZcw@public.gmane.org, linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, Jianqun Xu , linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, Caesar Wang List-Id: linux-rockchip.vger.kernel.org Ck9uIDIwMTblubQwOeaciDA15pelIDA2OjA5LCBIZWlrbyBTdHVlYm5lciB3cm90ZToKPiBIaSBD YWVzYXIsCj4KPiBBbSBTYW1zdGFnLCAzLiBTZXB0ZW1iZXIgMjAxNiwgMDg6MTM6MTcgQ0VTVCBz Y2hyaWViIENhZXNhciBXYW5nOgo+PiBIZWlrbywKPj4KPj4gV2hhdCBkbyB5b3UgdGhpbmsgb2Yg aXQ/Cj4+IE1heWJlIEkgbmVlZCByZS11cGRhdGUgdGhlc2UgcGF0Y2hlcyBvbiBuZXh0IGtlcm5l bCwgYW5kIHJlLXRlc3QgdGhlbS4KPiBJIGNoZWNrZWQgbGludXgtbmV4dCBhbmQgdGhlIHVuZGVy bHlpbmcgY2hhbmdlcyBzZWVtIHRvIGFsbCBoYXZlIGdvbmUgaW4gbm93LAo+IHNvIHdlIHNob3Vs ZCBiZSBmaW5lLgo+Cj4gVXBkYXRpbmcgdGhlIHBhdGNoZXMgd291bGQgYmUgY29vbC4gSSB0cmll ZCBhcHBseWluZyB0aGVtIHRvIG15IGR0czY0IGJyYW5jaAo+IGp1c3Qgbm93LCBidXQgdGhleSBk b24ndCBhcHBseSBjbGVhbmx5IGFueW1vcmUgZHVlIHRvIG90aGVyIGNoYW5nZXMgZ29pbmcgaW4K PiBiZWZvcmUuCj4KPiBXaGVuIHlvdSBjaGVjayBhZ2FpbnN0IGxpbnV4LW5leHQsIHBsZWFzZSB0 YWtlIGludG8gYWNjb3VudCB0aGF0IHRoZXJlIGlzIG5vCj4gbmV3IGxpbnV4LW5leHQgc2luY2Ug MjAxNjA4MjUgYW5kIDIwMTYwOTA1IGlzIHRoZSBuZXh0IHBsYW5uZWQgbGludXgtbmV4dAo+IHJl bGVhc2UgKHByb2JhYmx5IFN0ZXBoZW4gYmVpbmcgb24gaG9saWRheSkuCgpJIHdpbGwgdXBkYXRl L3Jlc2VuZCB0aGVtIGJhc2Ugb24geW91ciB2NC45LWFybXNvYy9kdHM2NCBicmFuY2guIChXYWl0 IGEgCm1vbWVudCB0byByZXRlc3QgdGhlbSkKClRoYW5rcy4KCgo+Cj4KPiBUaGFua3MKPiBIZWlr bwo+Cj4+IE9uIDIwMTblubQwN+aciDA25pelIDE2OjA1LCBDYWVzYXIgV2FuZyB3cm90ZToKPj4+ IEhlbGxvIEhlaWtvLCBNYXJjICYgQVJNIGd1eXMKPj4+Cj4+PiBXaGVuIEpheSBmaXJzdCBzdWJt aXR0ZWQgdGhlIHJrMzM5OS5kdHNpIHVwc3RyZWFtCj4+PiA8aHR0cHM6Ly9wYXRjaHdvcmsua2Vy bmVsLm9yZy9wYXRjaC84ODg1ODIxLz4gaGUgaGFkIHRoZSBQTVUgbm9kZSBpbgo+Pj4gdGhlcmUs Cj4+PiBidXQgdGhlbiB0b29rIGl0IG91dCBiZWNhdXNlIHRoZSB1cHN0cmVhbSBiaW5kaW5nIHdh c24ndCBkb25lIHlldC4KPj4+IEl0IGxvb2tzIGFzIGlmIHRoZSB1cHN0cmVhbSBzdHVmZiBoYXMg bGFuZGVkLCBzaW5jZSBpbiBsaW51eC9tYXN0ZXIgSSBzZWU6Cj4+PiAyODdlOTM1N2FiY2MgRFQv YXJtLGdpYy12MzogRG9jdW1tZW50IFBQSSBwYXJ0aXRpb24gc3VwcG9ydAo+Pj4gZTM4MjViYTFh ZjNhIGlycWNoaXAvZ2ljLXYzOiBBZGQgc3VwcG9ydCBmb3IgcGFydGl0aW9uZWQgUFBJcwo+Pj4g OWUyYzk4NmNiNDYwIGlycWNoaXA6IEFkZCBwZXItY3B1IGludGVycnVwdCBwYXJ0aXRpb25pbmcg bGlicmFyeQo+Pj4gMjIyZGY1NGZkOGI3IGdlbmlycTogQWxsb3cgdGhlIGFmZmluaXR5IG9mIGEg cGVyY3B1IGludGVycnVwdCB0byBiZQo+Pj4gc2V0L3JldHJpZXZlZCA2NTFlOGI1NGFiZGUgaXJx ZG9tYWluOiBBbGxvdyBkb21haW4gbWF0Y2hpbmcgb24gaXJxX2Z3c3BlYwo+Pj4KPj4+IFRoaXMg c2VyaWVzIHBhdGNoZXMgYWRkIHRvIHN1cHBvcnQgdGhlIHJrMzM5OSBTb0NzIFBNVS4KPj4+IEkg cGljayB1cCB0aGUgaHR0cHM6Ly9wYXRjaHdvcmsua2VybmVsLm9yZy9wYXRjaC85MjA5MzY5Ly4K Pj4+Cj4+PiBBcyBkbyBzb21lIHRlc3RzIHdpdGggQ2hyb21lT3MgZm9yIG15IHJrMzM5OSBib2Fy ZC4KPj4+IFRlc3RlZCB3aXRoIGxpbnVzIG1hc3RlciA0LjctcmM2IGtlcm5lbCBvbiByazMzOTkg Ym9hcmQuCj4+PiBodHRwczovL2dpdGh1Yi5jb20vQ2Flc2FyLWdpdGh1Yi9yb2NrY2hpcC90cmVl L3JrMzM5OS9wbXUtdXBzdHJlYW0KPj4+Cj4+PiBsb2NhbGhvc3QgLyAjIHBlcmYgbGlzdAo+Pj4K Pj4+IExpc3Qgb2YgcHJlLWRlZmluZWQgZXZlbnRzICh0byBiZSB1c2VkIGluIC1lKToKPj4+IGNw dS1jeWNsZXMgT1IgY3ljbGVzIFtIYXJkd2FyZSBldmVudF0KPj4+IGluc3RydWN0aW9ucyBbSGFy ZHdhcmUgZXZlbnRdCj4+PiBjYWNoZS1yZWZlcmVuY2VzIFtIYXJkd2FyZSBldmVudF0KPj4+IGNh Y2hlLW1pc3NlcyBbSGFyZHdhcmUgZXZlbnRdCj4+PiBicmFuY2gtaW5zdHJ1Y3Rpb25zIE9SIGJy YW5jaGVzIFtIYXJkd2FyZSBldmVudF0KPj4+IGJyYW5jaC1taXNzZXMgW0hhcmR3YXJlIGV2ZW50 XQo+Pj4gYnVzLWN5Y2xlcyBbSGFyZHdhcmUgZXZlbnRdCj4+PiAuLi4KPj4+Cj4+PiBwZXJmIHN0 YXQgLS1jcHUgMC8xLzIvMy4uLi4uIHRvIG1pbml0b3IKPj4+IGUuZy4gY3B1MDsKPj4+Cj4+PiBs b2NhbGhvc3QgLyAjIHBlcmYgc3RhdCAtLWNwdSAwCj4+Pgo+Pj4gUGVyZm9ybWFuY2UgY291bnRl ciBzdGF0cyBmb3IgJ0NQVShzKSAwJzoKPj4+Cj4+PiAzMzc0LjkxNzU3MSB0YXNrLWNsb2NrICht c2VjKSAjIDEuMDAxIENQVXMgdXRpbGl6ZWQgWzEwMC4wMCVdCj4+PiAyMCBjb250ZXh0LXN3aXRj aGVzICMgMC4wMDYgSy9zZWMgWzEwMC4wMCVdCj4+PiAyIGNwdS1taWdyYXRpb25zICMgMC4wMDEg Sy9zZWMgWzEwMC4wMCVdCj4+PiA1NSBwYWdlLWZhdWx0cyAjIDAuMDE2IEsvc2VjCj4+PiA3MTUx ODQzIGN5Y2xlcyAjIDAuMDAyIEdIeiBbMTAwLjAwJV0KPj4+IDxub3Qgc3VwcG9ydGVkPiBzdGFs bGVkLWN5Y2xlcy1mcm9udGVuZAo+Pj4gPG5vdCBzdXBwb3J0ZWQ+IHN0YWxsZWQtY3ljbGVzLWJh Y2tlbmQKPj4+IDQyNzI1MzYgaW5zdHJ1Y3Rpb25zICMgMC42MCBpbnNucyBwZXIgY3ljbGUgWzEw MC4wMCVdCj4+PiA1Njg0MDYgYnJhbmNoZXMgIyAwLjE2OCBNL3NlYyBbMTAwLjAwJV0KPj4+IDY1 NjUyIGJyYW5jaC1taXNzZXMgIyAxMS41NSUgb2YgYWxsIGJyYW5jaGVzCj4+Pgo+Pj4gQWxzbywg J3BlcmYgdG9wJyB0byBtb25pdG9yIHRoZSBQTVUgaW50ZXJydXB0cyBmcm9tIGNwdXMKPj4+Cj4+ PiAtQ2Flc2FyCj4+Pgo+Pj4KPj4+IENoYW5nZXMgaW4gdjI6Cj4+PiAtIEFTIE1hcmsgY29tbWVu dHMgb24gaHR0cHM6Ly9wYXRjaHdvcmsua2VybmVsLm9yZy9wYXRjaC85MjA5MzY5Lwo+Pj4KPj4+ ICAgICByZW1vdmUgdGhlIGludGVycnVwdC1hZmZpbml0eSBwcm9wZXJ0eSwgd2UgbmVlZCBkZXBl bmQgb24gTWFyYycgcGVyZgo+Pj4gICAgIGNvZGUgb24gaHR0cHM6Ly9wYXRjaHdvcmsua2VybmVs Lm9yZy9wYXRjaC85MjA5MzY5Ly4KPj4+Cj4+PiBDYWVzYXIgV2FuZyAoMik6Cj4+PiAgICAgYXJt NjQ6IGR0czogcm9ja2NoaXA6IGNoYW5nZSBhbGwgaW50ZXJydXB0cyBjZWxscyBmb3IgNCBvbiBy azMzOTkgU29Dcwo+Pj4gICAgIGFybTY0OiBkdHM6IHJvY2tjaGlwOiBzdXBwb3J0IHRoZSBwbXUg bm9kZSBmb3IgcmszMzk5Cj4+PiAgICAKPj4+ICAgIGFyY2gvYXJtNjQvYm9vdC9kdHMvcm9ja2No aXAvcmszMzk5LmR0c2kgfCAxMTgKPj4+ICAgICsrKysrKysrKysrKysrKysrKy0tLS0tLS0tLS0t LS0gMSBmaWxlIGNoYW5nZWQsIDY5IGluc2VydGlvbnMoKyksIDQ5Cj4+PiAgICBkZWxldGlvbnMo LSkKPgo+Cj4gX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18K PiBMaW51eC1yb2NrY2hpcCBtYWlsaW5nIGxpc3QKPiBMaW51eC1yb2NrY2hpcEBsaXN0cy5pbmZy YWRlYWQub3JnCj4gaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9s aW51eC1yb2NrY2hpcAoKCi0tIApjYWVzYXIgd2FuZyB8IHNvZnR3YXJlIGVuZ2luZWVyIHwgd3h0 QHJvY2stY2hpcC5jb20KCgoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX18KTGludXgtcm9ja2NoaXAgbWFpbGluZyBsaXN0CkxpbnV4LXJvY2tjaGlwQGxpc3Rz LmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5m by9saW51eC1yb2NrY2hpcAo= From mboxrd@z Thu Jan 1 00:00:00 1970 From: wxt@rock-chips.com (Caesar Wang) Date: Mon, 05 Sep 2016 06:47:57 +0800 Subject: [PATCH v2 0/2] arm64: dts: rockchip: Support PMU for rk3399 SoCs In-Reply-To: <2592055.1Nh3JWbsOA@phil> References: <1467792357-9749-1-git-send-email-wxt@rock-chips.com> <57CA159D.8050103@rock-chips.com> <2592055.1Nh3JWbsOA@phil> Message-ID: <57CCA49D.6060907@rock-chips.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org On 2016?09?05? 06:09, Heiko Stuebner wrote: > Hi Caesar, > > Am Samstag, 3. September 2016, 08:13:17 CEST schrieb Caesar Wang: >> Heiko, >> >> What do you think of it? >> Maybe I need re-update these patches on next kernel, and re-test them. > I checked linux-next and the underlying changes seem to all have gone in now, > so we should be fine. > > Updating the patches would be cool. I tried applying them to my dts64 branch > just now, but they don't apply cleanly anymore due to other changes going in > before. > > When you check against linux-next, please take into account that there is no > new linux-next since 20160825 and 20160905 is the next planned linux-next > release (probably Stephen being on holiday). I will update/resend them base on your v4.9-armsoc/dts64 branch. (Wait a moment to retest them) Thanks. > > > Thanks > Heiko > >> On 2016?07?06? 16:05, Caesar Wang wrote: >>> Hello Heiko, Marc & ARM guys >>> >>> When Jay first submitted the rk3399.dtsi upstream >>> he had the PMU node in >>> there, >>> but then took it out because the upstream binding wasn't done yet. >>> It looks as if the upstream stuff has landed, since in linux/master I see: >>> 287e9357abcc DT/arm,gic-v3: Documment PPI partition support >>> e3825ba1af3a irqchip/gic-v3: Add support for partitioned PPIs >>> 9e2c986cb460 irqchip: Add per-cpu interrupt partitioning library >>> 222df54fd8b7 genirq: Allow the affinity of a percpu interrupt to be >>> set/retrieved 651e8b54abde irqdomain: Allow domain matching on irq_fwspec >>> >>> This series patches add to support the rk3399 SoCs PMU. >>> I pick up the https://patchwork.kernel.org/patch/9209369/. >>> >>> As do some tests with ChromeOs for my rk3399 board. >>> Tested with linus master 4.7-rc6 kernel on rk3399 board. >>> https://github.com/Caesar-github/rockchip/tree/rk3399/pmu-upstream >>> >>> localhost / # perf list >>> >>> List of pre-defined events (to be used in -e): >>> cpu-cycles OR cycles [Hardware event] >>> instructions [Hardware event] >>> cache-references [Hardware event] >>> cache-misses [Hardware event] >>> branch-instructions OR branches [Hardware event] >>> branch-misses [Hardware event] >>> bus-cycles [Hardware event] >>> ... >>> >>> perf stat --cpu 0/1/2/3..... to minitor >>> e.g. cpu0; >>> >>> localhost / # perf stat --cpu 0 >>> >>> Performance counter stats for 'CPU(s) 0': >>> >>> 3374.917571 task-clock (msec) # 1.001 CPUs utilized [100.00%] >>> 20 context-switches # 0.006 K/sec [100.00%] >>> 2 cpu-migrations # 0.001 K/sec [100.00%] >>> 55 page-faults # 0.016 K/sec >>> 7151843 cycles # 0.002 GHz [100.00%] >>> stalled-cycles-frontend >>> stalled-cycles-backend >>> 4272536 instructions # 0.60 insns per cycle [100.00%] >>> 568406 branches # 0.168 M/sec [100.00%] >>> 65652 branch-misses # 11.55% of all branches >>> >>> Also, 'perf top' to monitor the PMU interrupts from cpus >>> >>> -Caesar >>> >>> >>> Changes in v2: >>> - AS Mark comments on https://patchwork.kernel.org/patch/9209369/ >>> >>> remove the interrupt-affinity property, we need depend on Marc' perf >>> code on https://patchwork.kernel.org/patch/9209369/. >>> >>> Caesar Wang (2): >>> arm64: dts: rockchip: change all interrupts cells for 4 on rk3399 SoCs >>> arm64: dts: rockchip: support the pmu node for rk3399 >>> >>> arch/arm64/boot/dts/rockchip/rk3399.dtsi | 118 >>> ++++++++++++++++++------------- 1 file changed, 69 insertions(+), 49 >>> deletions(-) > > > _______________________________________________ > Linux-rockchip mailing list > Linux-rockchip at lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-rockchip -- caesar wang | software engineer | wxt at rock-chip.com From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754389AbcIDWyX (ORCPT ); Sun, 4 Sep 2016 18:54:23 -0400 Received: from regular1.263xmail.com ([211.150.99.132]:36474 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753071AbcIDWyU (ORCPT ); Sun, 4 Sep 2016 18:54:20 -0400 X-Greylist: delayed 365 seconds by postgrey-1.27 at vger.kernel.org; Sun, 04 Sep 2016 18:54:20 EDT X-263anti-spam: KSV:0; X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-KSVirus-check: 0 X-ABS-CHECKED: 4 X-ADDR-CHECKED: 0 X-RL-SENDER: wxt@rock-chips.com X-FST-TO: heiko@sntech.de X-SENDER-IP: 104.132.1.81 X-LOGIN-NAME: wxt@rock-chips.com X-UNIQUE-TAG: X-ATTACHMENT-NUM: 0 X-DNS-TYPE: 0 Message-ID: <57CCA49D.6060907@rock-chips.com> Date: Mon, 05 Sep 2016 06:47:57 +0800 From: Caesar Wang User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:24.0) Gecko/20100101 Thunderbird/24.4.0 MIME-Version: 1.0 To: Heiko Stuebner CC: Caesar Wang , mark.rutland@arm.com, huangtao@rock-chips.com, Xing Zheng , devicetree@vger.kernel.org, Marc Zyngier , Catalin Marinas , Brian Norris , Will Deacon , dianders@chromium.org, linux-kernel@vger.kernel.org, Masahiro Yamada , Rob Herring , David Wu , cf@rock-chips.com, linux-rockchip@lists.infradead.org, Jianqun Xu , linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v2 0/2] arm64: dts: rockchip: Support PMU for rk3399 SoCs References: <1467792357-9749-1-git-send-email-wxt@rock-chips.com> <57CA159D.8050103@rock-chips.com> <2592055.1Nh3JWbsOA@phil> In-Reply-To: <2592055.1Nh3JWbsOA@phil> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2016年09月05日 06:09, Heiko Stuebner wrote: > Hi Caesar, > > Am Samstag, 3. September 2016, 08:13:17 CEST schrieb Caesar Wang: >> Heiko, >> >> What do you think of it? >> Maybe I need re-update these patches on next kernel, and re-test them. > I checked linux-next and the underlying changes seem to all have gone in now, > so we should be fine. > > Updating the patches would be cool. I tried applying them to my dts64 branch > just now, but they don't apply cleanly anymore due to other changes going in > before. > > When you check against linux-next, please take into account that there is no > new linux-next since 20160825 and 20160905 is the next planned linux-next > release (probably Stephen being on holiday). I will update/resend them base on your v4.9-armsoc/dts64 branch. (Wait a moment to retest them) Thanks. > > > Thanks > Heiko > >> On 2016年07月06日 16:05, Caesar Wang wrote: >>> Hello Heiko, Marc & ARM guys >>> >>> When Jay first submitted the rk3399.dtsi upstream >>> he had the PMU node in >>> there, >>> but then took it out because the upstream binding wasn't done yet. >>> It looks as if the upstream stuff has landed, since in linux/master I see: >>> 287e9357abcc DT/arm,gic-v3: Documment PPI partition support >>> e3825ba1af3a irqchip/gic-v3: Add support for partitioned PPIs >>> 9e2c986cb460 irqchip: Add per-cpu interrupt partitioning library >>> 222df54fd8b7 genirq: Allow the affinity of a percpu interrupt to be >>> set/retrieved 651e8b54abde irqdomain: Allow domain matching on irq_fwspec >>> >>> This series patches add to support the rk3399 SoCs PMU. >>> I pick up the https://patchwork.kernel.org/patch/9209369/. >>> >>> As do some tests with ChromeOs for my rk3399 board. >>> Tested with linus master 4.7-rc6 kernel on rk3399 board. >>> https://github.com/Caesar-github/rockchip/tree/rk3399/pmu-upstream >>> >>> localhost / # perf list >>> >>> List of pre-defined events (to be used in -e): >>> cpu-cycles OR cycles [Hardware event] >>> instructions [Hardware event] >>> cache-references [Hardware event] >>> cache-misses [Hardware event] >>> branch-instructions OR branches [Hardware event] >>> branch-misses [Hardware event] >>> bus-cycles [Hardware event] >>> ... >>> >>> perf stat --cpu 0/1/2/3..... to minitor >>> e.g. cpu0; >>> >>> localhost / # perf stat --cpu 0 >>> >>> Performance counter stats for 'CPU(s) 0': >>> >>> 3374.917571 task-clock (msec) # 1.001 CPUs utilized [100.00%] >>> 20 context-switches # 0.006 K/sec [100.00%] >>> 2 cpu-migrations # 0.001 K/sec [100.00%] >>> 55 page-faults # 0.016 K/sec >>> 7151843 cycles # 0.002 GHz [100.00%] >>> stalled-cycles-frontend >>> stalled-cycles-backend >>> 4272536 instructions # 0.60 insns per cycle [100.00%] >>> 568406 branches # 0.168 M/sec [100.00%] >>> 65652 branch-misses # 11.55% of all branches >>> >>> Also, 'perf top' to monitor the PMU interrupts from cpus >>> >>> -Caesar >>> >>> >>> Changes in v2: >>> - AS Mark comments on https://patchwork.kernel.org/patch/9209369/ >>> >>> remove the interrupt-affinity property, we need depend on Marc' perf >>> code on https://patchwork.kernel.org/patch/9209369/. >>> >>> Caesar Wang (2): >>> arm64: dts: rockchip: change all interrupts cells for 4 on rk3399 SoCs >>> arm64: dts: rockchip: support the pmu node for rk3399 >>> >>> arch/arm64/boot/dts/rockchip/rk3399.dtsi | 118 >>> ++++++++++++++++++------------- 1 file changed, 69 insertions(+), 49 >>> deletions(-) > > > _______________________________________________ > Linux-rockchip mailing list > Linux-rockchip@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-rockchip -- caesar wang | software engineer | wxt@rock-chip.com