All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <58823D7F.3090809@hisilicon.com>

diff --git a/a/1.txt b/N1/1.txt
index bc561c2..c1b5304 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -123,7 +123,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +};
 > +
 > +&fmc {
-> +	spi-nor@0 {
+> +	spi-nor at 0 {
 > +		compatible = "jedec,spi-nor";
 > +		reg = <0>;
 > +		spi-max-frequency = <160000000>;
@@ -132,7 +132,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +};
 > +
 > +&mdio {
-> +	phy0: phy@1 {
+> +	phy0: phy at 1 {
 > +		reg = <1>;
 > +	};
 > +};
@@ -212,14 +212,14 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +		#address-cells = <1>;
 > +		#size-cells = <0>;
 > +
-> +		cpu@0 {
+> +		cpu at 0 {
 > +			device_type = "cpu";
 > +			compatible = "arm,arm926ej-s";
 > +			reg = <0>;
 > +		};
 > +	};
 > +
-> +	vic: interrupt-controller@10040000 {
+> +	vic: interrupt-controller at 10040000 {
 > +		compatible = "arm,pl190-vic";
 > +		interrupt-controller;
 > +		#interrupt-cells = <1>;
@@ -245,14 +245,14 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +			clock-frequency = <50000000>;
 > +		};
 > +
-> +		crg: clock-reset-controller@12010000 {
+> +		crg: clock-reset-controller at 12010000 {
 > +			compatible = "hisilicon,hi3516cv300-crg";
 > +			reg = <0x12010000 0x1000>;
 > +			#clock-cells = <1>;
 > +			#reset-cells = <2>;
 > +		};
 > +
-> +		sysctrl: system-controller@12020000 {
+> +		sysctrl: system-controller at 12020000 {
 > +			compatible = "hisilicon,hi3516cv300-sysctrl", "syscon";
 > +			reg = <0x12020000 0x1000>;
 > +			#clock-cells = <1>;
@@ -265,7 +265,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +			mask = <0xdeadbeef>;
 > +		};
 > +
-> +		dual_timer0: dual_timer@12000000 {
+> +		dual_timer0: dual_timer at 12000000 {
 > +			compatible = "arm,sp804", "arm,primecell";
 > +			reg = <0x12000000 0x1000>;
 > +			interrupts = <3>;
@@ -274,7 +274,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +			status = "disabled";
 > +		};
 > +
-> +		dual_timer1: dual_timer@12001000 {
+> +		dual_timer1: dual_timer at 12001000 {
 > +			compatible = "arm,sp804", "arm,primecell";
 > +			reg = <0x12001000 0x1000>;
 > +			interrupts = <4>;
@@ -283,7 +283,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +			status = "disabled";
 > +		};
 > +
-> +		watchdog: watchdog@12080000 {
+> +		watchdog: watchdog at 12080000 {
 > +			compatible = "arm,sp805-wdt", "arm,primecell";
 > +			arm,primecell-periphid = <0x00141805>;
 > +			reg = <0x12080000 0x1000>;
@@ -293,7 +293,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +			status = "disabled";
 > +		};
 > +
-> +		pwm: pwm@12130000 {
+> +		pwm: pwm at 12130000 {
 > +			compatible = "hisilicon,hi3516cv300-pwm",
 > +				"hisilicon,hibvt-pwm";
 > +			reg = <0x12130000 0x10000>;
@@ -303,7 +303,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +			status = "disabled";
 > +		};
 > +
-> +		uart0: uart@12100000 {
+> +		uart0: uart at 12100000 {
 > +			compatible = "arm,pl011", "arm,primecell";
 > +			reg = <0x12100000 0x1000>;
 > +			interrupts = <5>;
@@ -312,7 +312,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +			status = "disabled";
 > +		};
 > +
-> +		uart1: uart@12101000 {
+> +		uart1: uart at 12101000 {
 > +			compatible = "arm,pl011", "arm,primecell";
 > +			reg = <0x12101000 0x1000>;
 > +			interrupts = <30>;
@@ -321,7 +321,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +			status = "disabled";
 > +		};
 > +
-> +		uart2: uart@12102000 {
+> +		uart2: uart at 12102000 {
 > +			compatible = "arm,pl011", "arm,primecell";
 > +			reg = <0x12102000 0x1000>;
 > +			interrupts = <25>;
@@ -330,7 +330,7 @@ On 2016/10/17 13:07, Pan Wen wrote:
 > +			status = "disabled";
 > +		};
 > +
-> +		i2c_bus0: i2c@12110000 {
+> +		i2c_bus0: i2c at 12110000 {
 > +			compatible = "hisilicon,hi3516cv300-i2c",
 > +				"hisilicon,hibvt-i2c";
 
@@ -342,7 +342,7 @@ is it OK to delete this node firstly?
 > +			status = "disabled";
 > +		};
 > +
-> +		i2c_bus1: i2c@12112000 {
+> +		i2c_bus1: i2c at 12112000 {
 > +			compatible = "hisilicon,hi3516cv300-i2c",
 > +				"hisilicon,hibvt-i2c";
 
@@ -357,7 +357,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		spi_bus0: spi@12120000 {
+> +		spi_bus0: spi at 12120000 {
 > +			compatible = "arm,pl022", "arm,primecell";
 > +			reg = <0x12120000 0x1000>;
 > +			interrupts = <6>;
@@ -370,7 +370,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		spi_bus1: spi@12121000 {
+> +		spi_bus1: spi at 12121000 {
 > +			compatible = "arm,pl022", "arm,primecell";
 > +			reg = <0x12121000 0x1000>, <0x12030000 0x4>;
 > +			interrupts = <7>;
@@ -383,7 +383,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		fmc: spi-nor-controller@10000000 {
+> +		fmc: spi-nor-controller at 10000000 {
 > +			compatible = "hisilicon,fmc-spi-nor";
 > +			#address-cells = <1>;
 > +			#size-cells = <0>;
@@ -394,7 +394,7 @@ Wei
 > +			assigned-clock-rates = <24000000>;
 > +		};
 > +
-> +		mdio: mdio@10051100 {
+> +		mdio: mdio at 10051100 {
 > +			compatible = "hisilicon,hisi-femac-mdio";
 > +			reg = <0x10051100 0x10>;
 > +			clocks = <&crg HI3516CV300_ETH_CLK>;
@@ -402,7 +402,7 @@ Wei
 > +			#size-cells = <0>;
 > +		};
 > +
-> +		hisi_femac: ethernet@10090000 {
+> +		hisi_femac: ethernet at 10090000 {
 > +			compatible = "hisilicon,hi3516cv300-femac",
 > +				"hisilicon,hisi-femac-v2";
 > +			reg = <0x10050000 0x1000>,<0x10051300 0x200>;
@@ -412,7 +412,7 @@ Wei
 > +			reset-names = "mac","phy";
 > +		};
 > +
-> +		dmac: dma-controller@10030000 {
+> +		dmac: dma-controller at 10030000 {
 > +			compatible = "arm,pl080", "arm,primecell";
 > +			reg = <0x10030000 0x1000>;
 > +			interrupts = <14>;
@@ -428,7 +428,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		gpio_chip0: gpio@12140000 {
+> +		gpio_chip0: gpio at 12140000 {
 > +			compatible = "arm,pl061", "arm,primecell";
 > +			reg = <0x12140000 0x1000>;
 > +			interrupts = <31>;
@@ -443,7 +443,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		gpio_chip1: gpio@12141000 {
+> +		gpio_chip1: gpio at 12141000 {
 > +			compatible = "arm,pl061", "arm,primecell";
 > +			reg = <0x12141000 0x1000>;
 > +			interrupts = <31>;
@@ -455,7 +455,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		gpio_chip2: gpio@12142000 {
+> +		gpio_chip2: gpio at 12142000 {
 > +			compatible = "arm,pl061", "arm,primecell";
 > +			reg = <0x12142000 0x1000>;
 > +			interrupts = <31>;
@@ -473,7 +473,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		gpio_chip3: gpio@12143000 {
+> +		gpio_chip3: gpio at 12143000 {
 > +			compatible = "arm,pl061", "arm,primecell";
 > +			reg = <0x12143000 0x1000>;
 > +			interrupts = <31>;
@@ -489,7 +489,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		gpio_chip4: gpio@12144000 {
+> +		gpio_chip4: gpio at 12144000 {
 > +			compatible = "arm,pl061", "arm,primecell";
 > +			reg = <0x12144000 0x1000>;
 > +			interrupts = <31>;
@@ -506,7 +506,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		gpio_chip5: gpio@12145000 {
+> +		gpio_chip5: gpio at 12145000 {
 > +			compatible = "arm,pl061", "arm,primecell";
 > +			reg = <0x12145000 0x1000>;
 > +			interrupts = <31>;
@@ -522,7 +522,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		gpio_chip6: gpio@12146000 {
+> +		gpio_chip6: gpio at 12146000 {
 > +			compatible = "arm,pl061", "arm,primecell";
 > +			reg = <0x12146000 0x1000>;
 > +			interrupts = <31>;
@@ -538,7 +538,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		gpio_chip7: gpio@12147000 {
+> +		gpio_chip7: gpio at 12147000 {
 > +			compatible = "arm,pl061", "arm,primecell";
 > +			reg = <0x12147000 0x1000>;
 > +			interrupts = <31>;
@@ -550,7 +550,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		gpio_chip8: gpio@12148000 {
+> +		gpio_chip8: gpio at 12148000 {
 > +			compatible = "arm,pl061", "arm,primecell";
 > +			reg = <0x12148000 0x1000>;
 > +			interrupts = <31>;
@@ -562,7 +562,7 @@ Wei
 > +			status = "disabled";
 > +		};
 > +
-> +		pmux: pinmux@12040000 {
+> +		pmux: pinmux at 12040000 {
 > +			compatible = "pinctrl-single";
 > +			reg = <0x12040000 0x108>;
 > +			#address-cells = <1>;
@@ -581,7 +581,7 @@ Wei
 > +			};
 > +		};
 > +
-> +		pconf: pinconf@12040800 {
+> +		pconf: pinconf at 12040800 {
 > +			compatible = "pinconf-single";
 > +			reg = <0x12040800 0x130>;
 > +			#address-cells = <1>;
diff --git a/a/content_digest b/N1/content_digest
index 396f421..b6e29ee 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,25 +1,9 @@
  "ref\020161017120705.3726-1-wenpan@hisilicon.com\0"
  "ref\020161017120705.3726-4-wenpan@hisilicon.com\0"
- "From\0Wei Xu <xuwei5@hisilicon.com>\0"
- "Subject\0Re: [PATCH 3/3] dts: hisi: add dts files for Hi3516CV300 demo board\0"
+ "From\0xuwei5@hisilicon.com (Wei Xu)\0"
+ "Subject\0[PATCH 3/3] dts: hisi: add dts files for Hi3516CV300 demo board\0"
  "Date\0Fri, 20 Jan 2017 16:40:31 +0000\0"
- "To\0Pan Wen <wenpan@hisilicon.com>"
-  <mturquette@baylibre.com>
-  <sboyd@codeaurora.org>
-  <robh+dt@kernel.org>
-  <mark.rutland@arm.com>
- " <linux@armlinux.org.uk>\0"
- "Cc\0<linux-clk@vger.kernel.org>"
-  <devicetree@vger.kernel.org>
-  <linux-kernel@vger.kernel.org>
-  <linux-arm-kernel@lists.infradead.org>
-  <howell.yang@hisilicon.com>
-  <xuejiancheng@hisilicon.com>
-  <jalen.hsu@hisilicon.com>
-  <lvkuanliang@hisilicon.com>
-  <suwenping@hisilicon.com>
-  <raojun@hisilicon.com>
- " <kevin.lixu@hisilicon.com>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "Hi Pan Wen,\n"
@@ -147,7 +131,7 @@
  "> +};\n"
  "> +\n"
  "> +&fmc {\n"
- "> +\tspi-nor@0 {\n"
+ "> +\tspi-nor at 0 {\n"
  "> +\t\tcompatible = \"jedec,spi-nor\";\n"
  "> +\t\treg = <0>;\n"
  "> +\t\tspi-max-frequency = <160000000>;\n"
@@ -156,7 +140,7 @@
  "> +};\n"
  "> +\n"
  "> +&mdio {\n"
- "> +\tphy0: phy@1 {\n"
+ "> +\tphy0: phy at 1 {\n"
  "> +\t\treg = <1>;\n"
  "> +\t};\n"
  "> +};\n"
@@ -236,14 +220,14 @@
  "> +\t\t#address-cells = <1>;\n"
  "> +\t\t#size-cells = <0>;\n"
  "> +\n"
- "> +\t\tcpu@0 {\n"
+ "> +\t\tcpu at 0 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,arm926ej-s\";\n"
  "> +\t\t\treg = <0>;\n"
  "> +\t\t};\n"
  "> +\t};\n"
  "> +\n"
- "> +\tvic: interrupt-controller@10040000 {\n"
+ "> +\tvic: interrupt-controller at 10040000 {\n"
  "> +\t\tcompatible = \"arm,pl190-vic\";\n"
  "> +\t\tinterrupt-controller;\n"
  "> +\t\t#interrupt-cells = <1>;\n"
@@ -269,14 +253,14 @@
  "> +\t\t\tclock-frequency = <50000000>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcrg: clock-reset-controller@12010000 {\n"
+ "> +\t\tcrg: clock-reset-controller at 12010000 {\n"
  "> +\t\t\tcompatible = \"hisilicon,hi3516cv300-crg\";\n"
  "> +\t\t\treg = <0x12010000 0x1000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t\t#reset-cells = <2>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tsysctrl: system-controller@12020000 {\n"
+ "> +\t\tsysctrl: system-controller at 12020000 {\n"
  "> +\t\t\tcompatible = \"hisilicon,hi3516cv300-sysctrl\", \"syscon\";\n"
  "> +\t\t\treg = <0x12020000 0x1000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
@@ -289,7 +273,7 @@
  "> +\t\t\tmask = <0xdeadbeef>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tdual_timer0: dual_timer@12000000 {\n"
+ "> +\t\tdual_timer0: dual_timer at 12000000 {\n"
  "> +\t\t\tcompatible = \"arm,sp804\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12000000 0x1000>;\n"
  "> +\t\t\tinterrupts = <3>;\n"
@@ -298,7 +282,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tdual_timer1: dual_timer@12001000 {\n"
+ "> +\t\tdual_timer1: dual_timer at 12001000 {\n"
  "> +\t\t\tcompatible = \"arm,sp804\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12001000 0x1000>;\n"
  "> +\t\t\tinterrupts = <4>;\n"
@@ -307,7 +291,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\twatchdog: watchdog@12080000 {\n"
+ "> +\t\twatchdog: watchdog at 12080000 {\n"
  "> +\t\t\tcompatible = \"arm,sp805-wdt\", \"arm,primecell\";\n"
  "> +\t\t\tarm,primecell-periphid = <0x00141805>;\n"
  "> +\t\t\treg = <0x12080000 0x1000>;\n"
@@ -317,7 +301,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tpwm: pwm@12130000 {\n"
+ "> +\t\tpwm: pwm at 12130000 {\n"
  "> +\t\t\tcompatible = \"hisilicon,hi3516cv300-pwm\",\n"
  "> +\t\t\t\t\"hisilicon,hibvt-pwm\";\n"
  "> +\t\t\treg = <0x12130000 0x10000>;\n"
@@ -327,7 +311,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tuart0: uart@12100000 {\n"
+ "> +\t\tuart0: uart at 12100000 {\n"
  "> +\t\t\tcompatible = \"arm,pl011\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12100000 0x1000>;\n"
  "> +\t\t\tinterrupts = <5>;\n"
@@ -336,7 +320,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tuart1: uart@12101000 {\n"
+ "> +\t\tuart1: uart at 12101000 {\n"
  "> +\t\t\tcompatible = \"arm,pl011\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12101000 0x1000>;\n"
  "> +\t\t\tinterrupts = <30>;\n"
@@ -345,7 +329,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tuart2: uart@12102000 {\n"
+ "> +\t\tuart2: uart at 12102000 {\n"
  "> +\t\t\tcompatible = \"arm,pl011\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12102000 0x1000>;\n"
  "> +\t\t\tinterrupts = <25>;\n"
@@ -354,7 +338,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\ti2c_bus0: i2c@12110000 {\n"
+ "> +\t\ti2c_bus0: i2c at 12110000 {\n"
  "> +\t\t\tcompatible = \"hisilicon,hi3516cv300-i2c\",\n"
  "> +\t\t\t\t\"hisilicon,hibvt-i2c\";\n"
  "\n"
@@ -366,7 +350,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\ti2c_bus1: i2c@12112000 {\n"
+ "> +\t\ti2c_bus1: i2c at 12112000 {\n"
  "> +\t\t\tcompatible = \"hisilicon,hi3516cv300-i2c\",\n"
  "> +\t\t\t\t\"hisilicon,hibvt-i2c\";\n"
  "\n"
@@ -381,7 +365,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tspi_bus0: spi@12120000 {\n"
+ "> +\t\tspi_bus0: spi at 12120000 {\n"
  "> +\t\t\tcompatible = \"arm,pl022\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12120000 0x1000>;\n"
  "> +\t\t\tinterrupts = <6>;\n"
@@ -394,7 +378,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tspi_bus1: spi@12121000 {\n"
+ "> +\t\tspi_bus1: spi at 12121000 {\n"
  "> +\t\t\tcompatible = \"arm,pl022\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12121000 0x1000>, <0x12030000 0x4>;\n"
  "> +\t\t\tinterrupts = <7>;\n"
@@ -407,7 +391,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tfmc: spi-nor-controller@10000000 {\n"
+ "> +\t\tfmc: spi-nor-controller at 10000000 {\n"
  "> +\t\t\tcompatible = \"hisilicon,fmc-spi-nor\";\n"
  "> +\t\t\t#address-cells = <1>;\n"
  "> +\t\t\t#size-cells = <0>;\n"
@@ -418,7 +402,7 @@
  "> +\t\t\tassigned-clock-rates = <24000000>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmdio: mdio@10051100 {\n"
+ "> +\t\tmdio: mdio at 10051100 {\n"
  "> +\t\t\tcompatible = \"hisilicon,hisi-femac-mdio\";\n"
  "> +\t\t\treg = <0x10051100 0x10>;\n"
  "> +\t\t\tclocks = <&crg HI3516CV300_ETH_CLK>;\n"
@@ -426,7 +410,7 @@
  "> +\t\t\t#size-cells = <0>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\thisi_femac: ethernet@10090000 {\n"
+ "> +\t\thisi_femac: ethernet at 10090000 {\n"
  "> +\t\t\tcompatible = \"hisilicon,hi3516cv300-femac\",\n"
  "> +\t\t\t\t\"hisilicon,hisi-femac-v2\";\n"
  "> +\t\t\treg = <0x10050000 0x1000>,<0x10051300 0x200>;\n"
@@ -436,7 +420,7 @@
  "> +\t\t\treset-names = \"mac\",\"phy\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tdmac: dma-controller@10030000 {\n"
+ "> +\t\tdmac: dma-controller at 10030000 {\n"
  "> +\t\t\tcompatible = \"arm,pl080\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x10030000 0x1000>;\n"
  "> +\t\t\tinterrupts = <14>;\n"
@@ -452,7 +436,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio_chip0: gpio@12140000 {\n"
+ "> +\t\tgpio_chip0: gpio at 12140000 {\n"
  "> +\t\t\tcompatible = \"arm,pl061\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12140000 0x1000>;\n"
  "> +\t\t\tinterrupts = <31>;\n"
@@ -467,7 +451,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio_chip1: gpio@12141000 {\n"
+ "> +\t\tgpio_chip1: gpio at 12141000 {\n"
  "> +\t\t\tcompatible = \"arm,pl061\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12141000 0x1000>;\n"
  "> +\t\t\tinterrupts = <31>;\n"
@@ -479,7 +463,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio_chip2: gpio@12142000 {\n"
+ "> +\t\tgpio_chip2: gpio at 12142000 {\n"
  "> +\t\t\tcompatible = \"arm,pl061\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12142000 0x1000>;\n"
  "> +\t\t\tinterrupts = <31>;\n"
@@ -497,7 +481,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio_chip3: gpio@12143000 {\n"
+ "> +\t\tgpio_chip3: gpio at 12143000 {\n"
  "> +\t\t\tcompatible = \"arm,pl061\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12143000 0x1000>;\n"
  "> +\t\t\tinterrupts = <31>;\n"
@@ -513,7 +497,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio_chip4: gpio@12144000 {\n"
+ "> +\t\tgpio_chip4: gpio at 12144000 {\n"
  "> +\t\t\tcompatible = \"arm,pl061\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12144000 0x1000>;\n"
  "> +\t\t\tinterrupts = <31>;\n"
@@ -530,7 +514,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio_chip5: gpio@12145000 {\n"
+ "> +\t\tgpio_chip5: gpio at 12145000 {\n"
  "> +\t\t\tcompatible = \"arm,pl061\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12145000 0x1000>;\n"
  "> +\t\t\tinterrupts = <31>;\n"
@@ -546,7 +530,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio_chip6: gpio@12146000 {\n"
+ "> +\t\tgpio_chip6: gpio at 12146000 {\n"
  "> +\t\t\tcompatible = \"arm,pl061\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12146000 0x1000>;\n"
  "> +\t\t\tinterrupts = <31>;\n"
@@ -562,7 +546,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio_chip7: gpio@12147000 {\n"
+ "> +\t\tgpio_chip7: gpio at 12147000 {\n"
  "> +\t\t\tcompatible = \"arm,pl061\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12147000 0x1000>;\n"
  "> +\t\t\tinterrupts = <31>;\n"
@@ -574,7 +558,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio_chip8: gpio@12148000 {\n"
+ "> +\t\tgpio_chip8: gpio at 12148000 {\n"
  "> +\t\t\tcompatible = \"arm,pl061\", \"arm,primecell\";\n"
  "> +\t\t\treg = <0x12148000 0x1000>;\n"
  "> +\t\t\tinterrupts = <31>;\n"
@@ -586,7 +570,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tpmux: pinmux@12040000 {\n"
+ "> +\t\tpmux: pinmux at 12040000 {\n"
  "> +\t\t\tcompatible = \"pinctrl-single\";\n"
  "> +\t\t\treg = <0x12040000 0x108>;\n"
  "> +\t\t\t#address-cells = <1>;\n"
@@ -605,7 +589,7 @@
  "> +\t\t\t};\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tpconf: pinconf@12040800 {\n"
+ "> +\t\tpconf: pinconf at 12040800 {\n"
  "> +\t\t\tcompatible = \"pinconf-single\";\n"
  "> +\t\t\treg = <0x12040800 0x130>;\n"
  "> +\t\t\t#address-cells = <1>;\n"
@@ -618,4 +602,4 @@
  "> +};\n"
  >
 
-713b9b3cb3dcd4e3dfaceb59f927e35f575b2317f7cffdc0a06894a0ed18a19f
+df3ee1b8b93440ca8c0eed66e75d991603f8c583ad0c9c6638c0785448e8d9a7

diff --git a/a/1.txt b/N2/1.txt
index bc561c2..dbe6d1f 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -3,7 +3,7 @@ Hi Pan Wen,
 On 2016/10/17 13:07, Pan Wen wrote:
 > Add dts files for Hi3516CV300 demo board.
 > 
-> Signed-off-by: Pan Wen <wenpan@hisilicon.com>
+> Signed-off-by: Pan Wen <wenpan-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org>
 > ---
 >  arch/arm/boot/dts/Makefile             |   1 +
 >  arch/arm/boot/dts/hi3516cv300-demb.dts | 148 ++++++++++++
@@ -592,4 +592,9 @@ Wei
 > +		};
 > +	};
 > +};
->
+> 
+
+--
+To unsubscribe from this list: send the line "unsubscribe devicetree" in
+the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N2/content_digest
index 396f421..1221d5c 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,25 +1,26 @@
  "ref\020161017120705.3726-1-wenpan@hisilicon.com\0"
  "ref\020161017120705.3726-4-wenpan@hisilicon.com\0"
- "From\0Wei Xu <xuwei5@hisilicon.com>\0"
+ "ref\020161017120705.3726-4-wenpan-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org\0"
+ "From\0Wei Xu <xuwei5-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org>\0"
  "Subject\0Re: [PATCH 3/3] dts: hisi: add dts files for Hi3516CV300 demo board\0"
  "Date\0Fri, 20 Jan 2017 16:40:31 +0000\0"
- "To\0Pan Wen <wenpan@hisilicon.com>"
-  <mturquette@baylibre.com>
-  <sboyd@codeaurora.org>
-  <robh+dt@kernel.org>
-  <mark.rutland@arm.com>
- " <linux@armlinux.org.uk>\0"
- "Cc\0<linux-clk@vger.kernel.org>"
-  <devicetree@vger.kernel.org>
-  <linux-kernel@vger.kernel.org>
-  <linux-arm-kernel@lists.infradead.org>
-  <howell.yang@hisilicon.com>
-  <xuejiancheng@hisilicon.com>
-  <jalen.hsu@hisilicon.com>
-  <lvkuanliang@hisilicon.com>
-  <suwenping@hisilicon.com>
-  <raojun@hisilicon.com>
- " <kevin.lixu@hisilicon.com>\0"
+ "To\0Pan Wen <wenpan-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org>"
+  mturquette-rdvid1DuHRBWk0Htik3J/w@public.gmane.org
+  sboyd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org
+  robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org
+  mark.rutland-5wv7dgnIgG8@public.gmane.org
+ " linux-I+IVW8TIWO2tmTQ+vhA3Yw@public.gmane.org\0"
+ "Cc\0linux-clk-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
+  devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
+  howell.yang-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org
+  xuejiancheng-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org
+  jalen.hsu-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org
+  lvkuanliang-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org
+  suwenping-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org
+  raojun-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org
+ " kevin.lixu-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org\0"
  "\00:1\0"
  "b\0"
  "Hi Pan Wen,\n"
@@ -27,7 +28,7 @@
  "On 2016/10/17 13:07, Pan Wen wrote:\n"
  "> Add dts files for Hi3516CV300 demo board.\n"
  "> \n"
- "> Signed-off-by: Pan Wen <wenpan@hisilicon.com>\n"
+ "> Signed-off-by: Pan Wen <wenpan-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org>\n"
  "> ---\n"
  ">  arch/arm/boot/dts/Makefile             |   1 +\n"
  ">  arch/arm/boot/dts/hi3516cv300-demb.dts | 148 ++++++++++++\n"
@@ -616,6 +617,11 @@
  "> +\t\t};\n"
  "> +\t};\n"
  "> +};\n"
- >
+ "> \n"
+ "\n"
+ "--\n"
+ "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
+ "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
+ More majordomo info at  http://vger.kernel.org/majordomo-info.html
 
-713b9b3cb3dcd4e3dfaceb59f927e35f575b2317f7cffdc0a06894a0ed18a19f
+607b502711a4194d1be5e10bc15e0d68efd55f0e4e26041c6f303baacee79c01

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.