diff for duplicates of <59351771.5080807@hisilicon.com> diff --git a/a/1.txt b/N1/1.txt index a1e0f53..adc76dc 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -31,7 +31,7 @@ Wei > }; > }; > + -> + debug@f6590000 { +> + debug at f6590000 { > + compatible = "arm,coresight-cpu-debug","arm,primecell"; > + reg = <0 0xf6590000 0 0x1000>; > + clocks = <&sys_ctrl HI6220_DAPB_CLK>; @@ -39,7 +39,7 @@ Wei > + cpu = <&cpu0>; > + }; > + -> + debug@f6592000 { +> + debug at f6592000 { > + compatible = "arm,coresight-cpu-debug","arm,primecell"; > + reg = <0 0xf6592000 0 0x1000>; > + clocks = <&sys_ctrl HI6220_DAPB_CLK>; @@ -47,7 +47,7 @@ Wei > + cpu = <&cpu1>; > + }; > + -> + debug@f6594000 { +> + debug at f6594000 { > + compatible = "arm,coresight-cpu-debug","arm,primecell"; > + reg = <0 0xf6594000 0 0x1000>; > + clocks = <&sys_ctrl HI6220_DAPB_CLK>; @@ -55,7 +55,7 @@ Wei > + cpu = <&cpu2>; > + }; > + -> + debug@f6596000 { +> + debug at f6596000 { > + compatible = "arm,coresight-cpu-debug","arm,primecell"; > + reg = <0 0xf6596000 0 0x1000>; > + clocks = <&sys_ctrl HI6220_DAPB_CLK>; @@ -63,7 +63,7 @@ Wei > + cpu = <&cpu3>; > + }; > + -> + debug@f65d0000 { +> + debug at f65d0000 { > + compatible = "arm,coresight-cpu-debug","arm,primecell"; > + reg = <0 0xf65d0000 0 0x1000>; > + clocks = <&sys_ctrl HI6220_DAPB_CLK>; @@ -71,7 +71,7 @@ Wei > + cpu = <&cpu4>; > + }; > + -> + debug@f65d2000 { +> + debug at f65d2000 { > + compatible = "arm,coresight-cpu-debug","arm,primecell"; > + reg = <0 0xf65d2000 0 0x1000>; > + clocks = <&sys_ctrl HI6220_DAPB_CLK>; @@ -79,7 +79,7 @@ Wei > + cpu = <&cpu5>; > + }; > + -> + debug@f65d4000 { +> + debug at f65d4000 { > + compatible = "arm,coresight-cpu-debug","arm,primecell"; > + reg = <0 0xf65d4000 0 0x1000>; > + clocks = <&sys_ctrl HI6220_DAPB_CLK>; @@ -87,7 +87,7 @@ Wei > + cpu = <&cpu6>; > + }; > + -> + debug@f65d6000 { +> + debug at f65d6000 { > + compatible = "arm,coresight-cpu-debug","arm,primecell"; > + reg = <0 0xf65d6000 0 0x1000>; > + clocks = <&sys_ctrl HI6220_DAPB_CLK>; diff --git a/a/content_digest b/N1/content_digest index a8242e0..697ce86 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,27 +1,9 @@ "ref\01495727836-30094-1-git-send-email-leo.yan@linaro.org\0" "ref\01495727836-30094-9-git-send-email-leo.yan@linaro.org\0" - "From\0Wei Xu <xuwei5@hisilicon.com>\0" - "Subject\0Re: [PATCH v13 8/9] arm64: dts: hi6220: register debug module\0" + "From\0xuwei5@hisilicon.com (Wei Xu)\0" + "Subject\0[PATCH v13 8/9] arm64: dts: hi6220: register debug module\0" "Date\0Mon, 5 Jun 2017 09:33:53 +0100\0" - "To\0Leo Yan <leo.yan@linaro.org>" - Jonathan Corbet <corbet@lwn.net> - Mathieu Poirier <mathieu.poirier@linaro.org> - Rob Herring <robh+dt@kernel.org> - Mark Rutland <mark.rutland@arm.com> - Catalin Marinas <catalin.marinas@arm.com> - Will Deacon <will.deacon@arm.com> - Andy Gross <andy.gross@linaro.org> - David Brown <david.brown@linaro.org> - Greg Kroah-Hartman <gregkh@linuxfoundation.org> - Suzuki K Poulose <suzuki.poulose@arm.com> - linux-doc@vger.kernel.org - linux-kernel@vger.kernel.org - linux-arm-kernel@lists.infradead.org - devicetree@vger.kernel.org - linux-arm-msm@vger.kernel.org - linux-soc@vger.kernel.org - Stephen Boyd <sboyd@codeaurora.org> - " Mike Leach <mike.leach@linaro.org>\0" + "To\0linux-arm-kernel@lists.infradead.org\0" "\00:1\0" "b\0" "Hi Leo,\n" @@ -57,7 +39,7 @@ "> \t\t\t};\n" "> \t\t};\n" "> +\n" - "> +\t\tdebug@f6590000 {\n" + "> +\t\tdebug at f6590000 {\n" "> +\t\t\tcompatible = \"arm,coresight-cpu-debug\",\"arm,primecell\";\n" "> +\t\t\treg = <0 0xf6590000 0 0x1000>;\n" "> +\t\t\tclocks = <&sys_ctrl HI6220_DAPB_CLK>;\n" @@ -65,7 +47,7 @@ "> +\t\t\tcpu = <&cpu0>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tdebug@f6592000 {\n" + "> +\t\tdebug at f6592000 {\n" "> +\t\t\tcompatible = \"arm,coresight-cpu-debug\",\"arm,primecell\";\n" "> +\t\t\treg = <0 0xf6592000 0 0x1000>;\n" "> +\t\t\tclocks = <&sys_ctrl HI6220_DAPB_CLK>;\n" @@ -73,7 +55,7 @@ "> +\t\t\tcpu = <&cpu1>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tdebug@f6594000 {\n" + "> +\t\tdebug at f6594000 {\n" "> +\t\t\tcompatible = \"arm,coresight-cpu-debug\",\"arm,primecell\";\n" "> +\t\t\treg = <0 0xf6594000 0 0x1000>;\n" "> +\t\t\tclocks = <&sys_ctrl HI6220_DAPB_CLK>;\n" @@ -81,7 +63,7 @@ "> +\t\t\tcpu = <&cpu2>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tdebug@f6596000 {\n" + "> +\t\tdebug at f6596000 {\n" "> +\t\t\tcompatible = \"arm,coresight-cpu-debug\",\"arm,primecell\";\n" "> +\t\t\treg = <0 0xf6596000 0 0x1000>;\n" "> +\t\t\tclocks = <&sys_ctrl HI6220_DAPB_CLK>;\n" @@ -89,7 +71,7 @@ "> +\t\t\tcpu = <&cpu3>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tdebug@f65d0000 {\n" + "> +\t\tdebug at f65d0000 {\n" "> +\t\t\tcompatible = \"arm,coresight-cpu-debug\",\"arm,primecell\";\n" "> +\t\t\treg = <0 0xf65d0000 0 0x1000>;\n" "> +\t\t\tclocks = <&sys_ctrl HI6220_DAPB_CLK>;\n" @@ -97,7 +79,7 @@ "> +\t\t\tcpu = <&cpu4>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tdebug@f65d2000 {\n" + "> +\t\tdebug at f65d2000 {\n" "> +\t\t\tcompatible = \"arm,coresight-cpu-debug\",\"arm,primecell\";\n" "> +\t\t\treg = <0 0xf65d2000 0 0x1000>;\n" "> +\t\t\tclocks = <&sys_ctrl HI6220_DAPB_CLK>;\n" @@ -105,7 +87,7 @@ "> +\t\t\tcpu = <&cpu5>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tdebug@f65d4000 {\n" + "> +\t\tdebug at f65d4000 {\n" "> +\t\t\tcompatible = \"arm,coresight-cpu-debug\",\"arm,primecell\";\n" "> +\t\t\treg = <0 0xf65d4000 0 0x1000>;\n" "> +\t\t\tclocks = <&sys_ctrl HI6220_DAPB_CLK>;\n" @@ -113,7 +95,7 @@ "> +\t\t\tcpu = <&cpu6>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tdebug@f65d6000 {\n" + "> +\t\tdebug at f65d6000 {\n" "> +\t\t\tcompatible = \"arm,coresight-cpu-debug\",\"arm,primecell\";\n" "> +\t\t\treg = <0 0xf65d6000 0 0x1000>;\n" "> +\t\t\tclocks = <&sys_ctrl HI6220_DAPB_CLK>;\n" @@ -124,4 +106,4 @@ "> };\n" > -178ef4bdb6d0a88950e89ed701d257ecd5f561d05ffbc1eee927c6ba5a0b1d79 +01b0fd0602804dc4f87d7d738f88cd1d59bab401d2762d016a02fcb85aa60977
diff --git a/a/content_digest b/N2/content_digest index a8242e0..ad271b3 100644 --- a/a/content_digest +++ b/N2/content_digest @@ -14,12 +14,12 @@ David Brown <david.brown@linaro.org> Greg Kroah-Hartman <gregkh@linuxfoundation.org> Suzuki K Poulose <suzuki.poulose@arm.com> - linux-doc@vger.kernel.org - linux-kernel@vger.kernel.org - linux-arm-kernel@lists.infradead.org - devicetree@vger.kernel.org - linux-arm-msm@vger.kernel.org - linux-soc@vger.kernel.org + <linux-doc@vger.kernel.org> + <linux-kernel@vger.kernel.org> + <linux-arm-kernel@lists.infradead.org> + <devicetree@vger.kernel.org> + <linux-arm-msm@vger.kernel.org> + <linux-soc@vger.kernel.org> Stephen Boyd <sboyd@codeaurora.org> " Mike Leach <mike.leach@linaro.org>\0" "\00:1\0" @@ -124,4 +124,4 @@ "> };\n" > -178ef4bdb6d0a88950e89ed701d257ecd5f561d05ffbc1eee927c6ba5a0b1d79 +c24edc5e1bab86bdbb4befa7ace9714fa9cf5605197e5167abbfa8a077e50bbc
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.