From: "Zhang, Jerry (Junwei)" <Jerry.Zhang-5C7GfCeVMHo@public.gmane.org>
To: Alex Deucher
<alexdeucher-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
Cc: Alex Deucher <alexander.deucher-5C7GfCeVMHo@public.gmane.org>
Subject: Re: [PATCH 4/5] drm/amdgpu: check scratch registers to see if we need post
Date: Thu, 6 Jul 2017 14:07:34 +0800 [thread overview]
Message-ID: <595DD3A6.2060804@amd.com> (raw)
In-Reply-To: <1498858359-11352-4-git-send-email-alexander.deucher-5C7GfCeVMHo@public.gmane.org>
On 07/01/2017 05:32 AM, Alex Deucher wrote:
> Rather than checking the CONGIG_MEMSIZE register as that may
> not be reliable on some APUs.
>
> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 10 +---------
> 1 file changed, 1 insertion(+), 9 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> index 63f4bed..9d08f53 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> @@ -716,20 +716,12 @@ void amdgpu_gtt_location(struct amdgpu_device *adev, struct amdgpu_mc *mc)
> */
> bool amdgpu_need_post(struct amdgpu_device *adev)
> {
> - uint32_t reg;
> -
> if (adev->has_hw_reset) {
> adev->has_hw_reset = false;
> return true;
> }
> - /* then check MEM_SIZE, in case the crtcs are off */
> - reg = amdgpu_asic_get_config_memsize(adev);
Do we still need it for SI?
Jerry
> -
> - if ((reg != 0) && (reg != 0xffffffff))
> - return false;
> -
> - return true;
>
> + return amdgpu_atombios_scratch_need_asic_init(adev);
> }
>
> static bool amdgpu_vpost_needed(struct amdgpu_device *adev)
>
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
next prev parent reply other threads:[~2017-07-06 6:07 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-06-30 21:32 [PATCH 1/5] drm/amdgpu/atombios: use bios_scratch_reg_offset for atombios Alex Deucher
[not found] ` <1498858359-11352-1-git-send-email-alexander.deucher-5C7GfCeVMHo@public.gmane.org>
2017-06-30 21:32 ` [PATCH 2/5] drm/amdgpu: unify some atombios/atomfirmware scratch reg functions Alex Deucher
2017-06-30 21:32 ` [PATCH 3/5] drm/amdgpu/atombios: add function for whether we need asic_init Alex Deucher
2017-06-30 21:32 ` [PATCH 4/5] drm/amdgpu: check scratch registers to see if we need post Alex Deucher
[not found] ` <1498858359-11352-4-git-send-email-alexander.deucher-5C7GfCeVMHo@public.gmane.org>
2017-07-06 6:07 ` Zhang, Jerry (Junwei) [this message]
[not found] ` <595DD3A6.2060804-5C7GfCeVMHo@public.gmane.org>
2017-07-06 12:41 ` Deucher, Alexander
2017-06-30 21:32 ` [PATCH 5/5] drm/amdgpu: remove get_memsize asic callback Alex Deucher
2017-07-01 14:52 ` [PATCH 1/5] drm/amdgpu/atombios: use bios_scratch_reg_offset for atombios Christian König
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=595DD3A6.2060804@amd.com \
--to=jerry.zhang-5c7gfcevmho@public.gmane.org \
--cc=alexander.deucher-5C7GfCeVMHo@public.gmane.org \
--cc=alexdeucher-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.