From: Chanwoo Choi <cw00.choi@samsung.com>
To: Andrzej Hajda <a.hajda@samsung.com>,
Sylwester Nawrocki <s.nawrocki@samsung.com>
Cc: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>,
Marek Szyprowski <m.szyprowski@samsung.com>,
Tomasz Figa <tomasz.figa@gmail.com>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Kukjin Kim <kgene@kernel.org>,
Krzysztof Kozlowski <krzk@kernel.org>,
"moderated list:SAMSUNG SOC CLOCK DRIVERS"
<linux-samsung-soc@vger.kernel.org>,
"open list:COMMON CLK FRAMEWORK" <linux-clk@vger.kernel.org>
Subject: Re: [PATCH v3 7/7] clk: samsung: add compile time PLL rate validators
Date: Tue, 20 Feb 2018 16:10:20 +0900 [thread overview]
Message-ID: <5A8BC9DC.5050304@samsung.com> (raw)
In-Reply-To: <20180220070539.31361-1-a.hajda@samsung.com>
Hi,
On 2018년 02월 20일 16:05, Andrzej Hajda wrote:
> Rates declared in PLL rate tables should match exactly rates calculated
> from PLL coefficients. To avoid possible mistakes we can use compile
> time validation.
> The patch introduces such validators and expands all initializers
> with additional input frequency parameter, required to validate rates.
> Since S3C24xx PLLs requires different validators two new macros have
> been introduced to deal with it. Also since PLLs 4502 and 4508 have
> different formulas PLL_45XX_RATE has been replaced with PLL_4508_RATE.
>
> As the patch adds only compile time validators it should not have impact
> on compiled code.
>
> Signed-off-by: Andrzej Hajda <a.hajda@samsung.com>
> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
> Acked-by: Tomasz Figa <tomasz.figa@gmail.com>
> ---
> v3 (addressed Chanwoo comments):
> - renamed PLL_45XX_RATE to PLL_4508_rate,
> - modified PLL_S3C2440_MPLL_RATE to match exactly code in recalc_rate
>
> v2:
> - replaced custom checker with existing BUILD_BUG_ON_ZERO,
> - fixed comment (by annihilation),
> - added Acked-By
> ---
> drivers/clk/samsung/clk-exynos3250.c | 114 +++++++++++++++++-----------------
> drivers/clk/samsung/clk-exynos4.c | 102 +++++++++++++++---------------
> drivers/clk/samsung/clk-exynos5250.c | 54 ++++++++--------
> drivers/clk/samsung/clk-exynos5260.c | 90 +++++++++++++--------------
> drivers/clk/samsung/clk-exynos5410.c | 20 +++---
> drivers/clk/samsung/clk-exynos5420.c | 62 +++++++++----------
> drivers/clk/samsung/clk-exynos5433.c | 116 +++++++++++++++++------------------
> drivers/clk/samsung/clk-exynos7.c | 2 +-
> drivers/clk/samsung/clk-pll.h | 48 ++++++++++++---
> drivers/clk/samsung/clk-s3c2410.c | 108 ++++++++++++++++----------------
> 10 files changed, 372 insertions(+), 344 deletions(-)
>
Looks good to me.
Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
[snip]
--
Best Regards,
Chanwoo Choi
Samsung Electronics
next prev parent reply other threads:[~2018-02-20 7:10 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <CGME20180216145803eucas1p2b75e6f26d2979ee129152f674a31e886@eucas1p2.samsung.com>
2018-02-16 14:57 ` [PATCH v2 0/7] clk: samsung: fix PLL rates Andrzej Hajda
2018-02-16 14:57 ` Andrzej Hajda
2018-02-16 14:57 ` [PATCH v2 1/7] clk: samsung: exynos3250: " Andrzej Hajda
2018-02-16 14:57 ` Andrzej Hajda
2018-02-16 14:57 ` [PATCH v2 2/7] clk: samsung: exynos5250: " Andrzej Hajda
2018-02-16 14:57 ` Andrzej Hajda
2018-02-16 14:57 ` [PATCH v2 3/7] clk: samsung: exynos5260: " Andrzej Hajda
2018-02-16 14:57 ` Andrzej Hajda
2018-02-19 6:27 ` Chanwoo Choi
2018-02-16 14:57 ` [PATCH v2 4/7] clk: samsung: exynos5433: " Andrzej Hajda
2018-02-16 14:57 ` Andrzej Hajda
2018-02-19 6:27 ` Chanwoo Choi
2018-02-16 14:57 ` [PATCH v2 5/7] clk: samsung: exynos7: " Andrzej Hajda
2018-02-16 14:57 ` Andrzej Hajda
2018-02-19 6:28 ` Chanwoo Choi
2018-02-16 14:57 ` [PATCH v2 6/7] clk: samsung: s3c2410: " Andrzej Hajda
2018-02-16 14:57 ` Andrzej Hajda
2018-02-20 7:10 ` Chanwoo Choi
2018-02-16 14:57 ` [PATCH v2 7/7] clk: samsung: add compile time PLL rate validators Andrzej Hajda
2018-02-16 14:57 ` Andrzej Hajda
2018-02-19 9:44 ` Chanwoo Choi
2018-02-19 10:07 ` Andrzej Hajda
2018-02-20 7:05 ` [PATCH v3 " Andrzej Hajda
2018-02-20 7:10 ` Chanwoo Choi [this message]
2018-03-06 16:46 ` [PATCH v2 0/7] clk: samsung: fix PLL rates Sylwester Nawrocki
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5A8BC9DC.5050304@samsung.com \
--to=cw00.choi@samsung.com \
--cc=a.hajda@samsung.com \
--cc=b.zolnierkie@samsung.com \
--cc=kgene@kernel.org \
--cc=krzk@kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-samsung-soc@vger.kernel.org \
--cc=m.szyprowski@samsung.com \
--cc=mturquette@baylibre.com \
--cc=s.nawrocki@samsung.com \
--cc=sboyd@kernel.org \
--cc=tomasz.figa@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.