All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <5A92089C.9090102@rock-chips.com>

diff --git a/a/1.txt b/N1/1.txt
index 43e4f08..1c74981 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -5,7 +5,7 @@ CONFIG_PCIE_ROCKCHIP_HOST, the pcie wifi(mrvl 8997) still works.
 
 so, for the pcie host driver part:
 
-Tested-by: Jeffy Chen <jeffy.chen@rock-chips.com>
+Tested-by: Jeffy Chen <jeffy.chen-TNX95d0MmH7DzftRWevZcw@public.gmane.org>
 
 On 02/23/2018 09:16 AM, Shawn Lin wrote:
 > Most of the operations are used for both of host and EP driver,
@@ -14,7 +14,7 @@ On 02/23/2018 09:16 AM, Shawn Lin wrote:
 > rockchip_pcie_host_init_port to avoid confusion. No functional
 > changed intended.
 >
-> Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
+> Signed-off-by: Shawn Lin <shawn.lin-TNX95d0MmH7DzftRWevZcw@public.gmane.org>
 > ---
 >
 > Changes in v2: None
diff --git a/a/content_digest b/N1/content_digest
index 3dc804c..ce73790 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,15 +1,16 @@
  "ref\01519348606-243485-1-git-send-email-shawn.lin@rock-chips.com\0"
- "From\0JeffyChen <jeffy.chen@rock-chips.com>\0"
- "Subject\0Re: [v2,3/6] PCI: rockchip: Spilt out common function to init controller\0"
+ "ref\01519348606-243485-1-git-send-email-shawn.lin-TNX95d0MmH7DzftRWevZcw@public.gmane.org\0"
+ "From\0JeffyChen <jeffy.chen-TNX95d0MmH7DzftRWevZcw@public.gmane.org>\0"
+ "Subject\0Re: [v2, 3/6] PCI: rockchip: Spilt out common function to init controller\0"
  "Date\0Sun, 25 Feb 2018 08:51:40 +0800\0"
- "To\0Shawn Lin <shawn.lin@rock-chips.com>"
-  Bjorn Helgaas <bhelgaas@google.com>
- " Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>\0"
- "Cc\0devicetree@vger.kernel.org"
-  Heiko Stuebner <heiko@sntech.de>
-  linux-pci@vger.kernel.org
-  linux-rockchip@lists.infradead.org
- " Rob Herring <robh+dt@kernel.org>\0"
+ "To\0Shawn Lin <shawn.lin-TNX95d0MmH7DzftRWevZcw@public.gmane.org>"
+  Bjorn Helgaas <bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org>
+ " Lorenzo Pieralisi <lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>\0"
+ "Cc\0devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
+  linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
+  Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
+  Heiko Stuebner <heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org>
+ " linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
  "\00:1\0"
  "b\0"
  "Hi Shawn,\n"
@@ -19,7 +20,7 @@
  "\n"
  "so, for the pcie host driver part:\n"
  "\n"
- "Tested-by: Jeffy Chen <jeffy.chen@rock-chips.com>\n"
+ "Tested-by: Jeffy Chen <jeffy.chen-TNX95d0MmH7DzftRWevZcw@public.gmane.org>\n"
  "\n"
  "On 02/23/2018 09:16 AM, Shawn Lin wrote:\n"
  "> Most of the operations are used for both of host and EP driver,\n"
@@ -28,7 +29,7 @@
  "> rockchip_pcie_host_init_port to avoid confusion. No functional\n"
  "> changed intended.\n"
  ">\n"
- "> Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>\n"
+ "> Signed-off-by: Shawn Lin <shawn.lin-TNX95d0MmH7DzftRWevZcw@public.gmane.org>\n"
  "> ---\n"
  ">\n"
  "> Changes in v2: None\n"
@@ -395,4 +396,4 @@
  ">   int rockchip_pcie_enable_clocks(struct rockchip_pcie *rockchip);\n"
  >
 
-b7550e740d921d37ad5b107d6e533e47c0c91c141f6aecd92276312aaa56ba4d
+96575dbdee9df4e6511319d6a942b811181832973a44b19d8d98d5cdfaad9294

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.