All of lore.kernel.org
 help / color / mirror / Atom feed
From: Michal Simek <michal.simek@amd.com>
To: u-boot@lists.denx.de, git@xilinx.com, p.bruenn@beckhoff.com,
	Alexander Graf <agraf@csgraf.de>,
	Dmitry Rokosov <ddrokosov@salutedevices.com>,
	Heinrich Schuchardt <xypron.glpk@gmx.de>,
	Ilias Apalodimas <ilias.apalodimas@linaro.org>,
	Mattijs Korpershoek <mkorpershoek@kernel.org>,
	Muhammad Hazim Izzat Zamri
	<muhammad.hazim.izzat.zamri@altera.com>,
	Pieter Van Trappen <pieter.van.trappen@cern.ch>,
	Simon Glass <sjg@chromium.org>,
	Svyatoslav Ryhel <clamor95@gmail.com>,
	Tom Rini <trini@konsulko.com>
Subject: Re: [PATCH 0/3] fpga: Remove lattice and ACEX1 support
Date: Fri, 25 Jul 2025 14:03:12 +0200	[thread overview]
Message-ID: <5d481eb2-801e-4771-93b8-e2c6877df4d6@amd.com> (raw)
In-Reply-To: <20250725-residence-stingray-818201348f2f@thorsis.com>



On 7/25/25 14:00, Alexander Dahl wrote:
> Hello Michal,
> 
> Am Fri, Jul 25, 2025 at 01:25:51PM +0200 schrieb Michal Simek:
>> Hi,
>>
>> when fpga drivers were enabled via sandbox some coverity issues came and
>> make no sense to fix them when there is no user of these drivers that's why
>> it is easier just remove them completely.
>>
>> Another candidate for removal is FPGA_CYCLON2 which is enabled only by
>> mx53cx9020_defconfig.
> 
> We use FPGA_CYCLON2 downstream with devices containing Altera Cyclone
> III and IV or Efinix Trion T20 chips.  These are _not_ legacy devices,
> few quantities per year, but still produced and sold.
> 
> If you need board code to keep the upstream support, I would need
> to talk to some people here if we can upstream our board code, or at
> least some of it.  That might be difficult though, so if there are
> alternatives, please advise.  O:-)

CYCLON2 is enabled in one board that's why it is fine until that board is around.

Thanks,
Michal

  reply	other threads:[~2025-07-25 12:03 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-07-25 11:25 [PATCH 0/3] fpga: Remove lattice and ACEX1 support Michal Simek
2025-07-25 11:25 ` [PATCH 1/3] fpga: xilinx: Check valid desc structure Michal Simek
2025-07-25 11:25 ` [PATCH 2/3] fpga: Remove ancient ACEX1K support Michal Simek
2025-07-25 12:10   ` Alexander Dahl
2025-07-25 12:17     ` Michal Simek
2025-07-25 12:30       ` Alexander Dahl
2025-07-25 11:25 ` [PATCH 3/3] fpga: lattice: Remove unused support Michal Simek
2025-07-25 12:00 ` [PATCH 0/3] fpga: Remove lattice and ACEX1 support Alexander Dahl
2025-07-25 12:03   ` Michal Simek [this message]
2025-07-25 14:00     ` Tom Rini
2025-07-25 14:42       ` Alexander Dahl
2025-07-25 13:55 ` Tom Rini
2025-07-26  5:38 ` Patrick Brünn

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=5d481eb2-801e-4771-93b8-e2c6877df4d6@amd.com \
    --to=michal.simek@amd.com \
    --cc=agraf@csgraf.de \
    --cc=clamor95@gmail.com \
    --cc=ddrokosov@salutedevices.com \
    --cc=git@xilinx.com \
    --cc=ilias.apalodimas@linaro.org \
    --cc=mkorpershoek@kernel.org \
    --cc=muhammad.hazim.izzat.zamri@altera.com \
    --cc=p.bruenn@beckhoff.com \
    --cc=pieter.van.trappen@cern.ch \
    --cc=sjg@chromium.org \
    --cc=trini@konsulko.com \
    --cc=u-boot@lists.denx.de \
    --cc=xypron.glpk@gmx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.