From: Liuxiangdong <liuxiangdong5@huawei.com>
To: <lingshan.zhu@intel.com>, <like.xu.linux@gmail.com>
Cc: <ak@linux.intel.com>, <boris.ostrvsky@oracle.com>, <bp@alien8.de>,
<eranian@google.com>, <jmattson@google.com>, <joro@8bytes.org>,
<kan.liang@linux.intel.com>, <kvm@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <liuxiangdong5@huawei.com>,
<pbonzini@redhat.com>, <peterz@infradead.org>,
<seanjc@google.com>, <vkuznets@redhat.com>,
<wanpengli@tencent.com>, <wei.w.wang@intel.com>, <x86@kernel.org>,
Xiexiangyou <xiexiangyou@huawei.com>,
"Fangyi (Eric)" <eric.fangyi@huawei.com>
Subject: Re: [PATCH V8 00/18] KVM: x86/pmu: Add *basic* support to enable guest PEBS via DS
Date: Thu, 22 Jul 2021 20:53:19 +0800 [thread overview]
Message-ID: <60F96A3F.3030703@huawei.com> (raw)
In-Reply-To: <20210716085325.10300-1-lingshan.zhu@intel.com>
Hi，like and lingshan.
We can use pebs on the Icelake by using "perf record -e $event:pp", but
how can we get all the supported $event for the Icelake?
Because it seems like that all the hardware event/software event/kernel
pmu event listed by "perf list" can use ":pp" without error.
By quering events list for Icelake("https://perfmon-events.intel.com/),
we can use "perf record -e cpu/event=0xXX,unask=0xXX/pp"
to enable sampling. There are some events with "PEBS：
[PreciseEventingIP]" in "Additional Info" column. Are they the only
supported
precise events? Do those events which have "PEBS:[NonPreciseEventingIP]"
in last column support PEBS?
Thanks,
Xiangdong Liu
next prev parent reply other threads:[~2021-07-22 12:53 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-16 8:53 [PATCH V8 00/18] KVM: x86/pmu: Add *basic* support to enable guest PEBS via DS Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 01/18] perf/core: Use static_call to optimize perf_guest_info_callbacks Zhu Lingshan
2021-07-16 8:53 ` Zhu Lingshan
2021-07-16 8:53 ` Zhu Lingshan
2021-07-16 8:53 ` Zhu Lingshan
2021-07-21 11:57 ` Like Xu
2021-07-21 11:57 ` Like Xu
2021-07-21 11:57 ` Like Xu
2021-07-21 11:57 ` Like Xu
2021-07-22 2:38 ` Zhu, Lingshan
2021-07-22 2:38 ` Zhu, Lingshan
2021-07-22 2:38 ` Zhu, Lingshan
2021-07-22 2:38 ` Zhu, Lingshan
2021-07-22 3:03 ` Zhu, Lingshan
2021-07-22 3:03 ` Zhu, Lingshan
2021-07-22 3:03 ` Zhu, Lingshan
2021-07-22 3:03 ` Zhu, Lingshan
2021-07-16 8:53 ` [PATCH V8 02/18] perf/x86/intel: Add EPT-Friendly PEBS for Ice Lake Server Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 03/18] perf/x86/intel: Handle guest PEBS overflow PMI for KVM guest Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 04/18] perf/x86/core: Pass "struct kvm_pmu *" to determine the guest values Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 05/18] KVM: x86/pmu: Set MSR_IA32_MISC_ENABLE_EMON bit when vPMU is enabled Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 06/18] KVM: x86/pmu: Introduce the ctrl_mask value for fixed counter Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 07/18] x86/perf/core: Add pebs_capable to store valid PEBS_COUNTER_MASK value Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 08/18] KVM: x86/pmu: Add IA32_PEBS_ENABLE MSR emulation for extended PEBS Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 09/18] KVM: x86/pmu: Reprogram PEBS event to emulate guest PEBS counter Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 10/18] KVM: x86/pmu: Adjust precise_ip to emulate Ice Lake guest PDIR counter Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 11/18] KVM: x86/pmu: Add IA32_DS_AREA MSR emulation to support guest DS Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 12/18] KVM: x86/pmu: Add PEBS_DATA_CFG MSR emulation to support adaptive PEBS Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 13/18] KVM: x86: Set PEBS_UNAVAIL in IA32_MISC_ENABLE when PEBS is enabled Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 14/18] KVM: x86/pmu: Move pmc_speculative_in_use() to arch/x86/kvm/pmu.h Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 15/18] KVM: x86/pmu: Disable guest PEBS temporarily in two rare situations Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 16/18] KVM: x86/pmu: Add kvm_pmu_cap to optimize perf_get_x86_pmu_capability Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 17/18] KVM: x86/cpuid: Refactor host/guest CPU model consistency check Zhu Lingshan
2021-07-16 8:53 ` [PATCH V8 18/18] KVM: x86/pmu: Expose CPUIDs feature bits PDCM, DS, DTES64 Zhu Lingshan
2021-07-16 17:02 ` [PATCH V8 00/18] KVM: x86/pmu: Add *basic* support to enable guest PEBS via DS Jim Mattson
2021-07-16 19:00 ` Liang, Kan
2021-07-16 21:07 ` Jim Mattson
2021-07-19 0:41 ` Liang, Kan
2021-07-21 12:10 ` Like Xu
2021-07-22 12:53 ` Liuxiangdong [this message]
2021-07-22 13:08 ` Liang, Kan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=60F96A3F.3030703@huawei.com \
--to=liuxiangdong5@huawei.com \
--cc=ak@linux.intel.com \
--cc=boris.ostrvsky@oracle.com \
--cc=bp@alien8.de \
--cc=eranian@google.com \
--cc=eric.fangyi@huawei.com \
--cc=jmattson@google.com \
--cc=joro@8bytes.org \
--cc=kan.liang@linux.intel.com \
--cc=kvm@vger.kernel.org \
--cc=like.xu.linux@gmail.com \
--cc=lingshan.zhu@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=pbonzini@redhat.com \
--cc=peterz@infradead.org \
--cc=seanjc@google.com \
--cc=vkuznets@redhat.com \
--cc=wanpengli@tencent.com \
--cc=wei.w.wang@intel.com \
--cc=x86@kernel.org \
--cc=xiexiangyou@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.