From: Georgi Djakov <djakov@kernel.org>
To: Kathiravan Thirumoorthy
<kathiravan.thirumoorthy@oss.qualcomm.com>,
Bjorn Andersson <andersson@kernel.org>,
Stephen Boyd <sboyd@kernel.org>,
Brian Masney <bmasney+clk@redhat.com>,
Jerome Brunet <jbrunet+clk@baylibre.com>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Varadarajan Narayanan <quic_varada@quicinc.com>,
Dmitry Baryshkov <lumag@kernel.org>,
Abel Vesa <abelvesa@kernel.org>,
Gokul Sriram Palanisamy <quic_gokulsri@quicinc.com>,
Sricharan Ramabadhran <quic_srichara@quicinc.com>,
Kathiravan T <quic_kathirav@quicinc.com>
Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux-pm@vger.kernel.org
Subject: Re: [PATCH 07/11] dt-bindings: qcom,ipq5424: add NSS MEMNOC clock and ICC IDs
Date: Tue, 22 Sep 2026 15:33:25 +0300 [thread overview]
Message-ID: <69c93c76-edbf-4c52-9dfc-877d80390d6d@kernel.org> (raw)
In-Reply-To: <20260921-ipq_clk_changes-v1-7-d242e3d49648@oss.qualcomm.com>
On 9/21/26 9:19 AM, Kathiravan Thirumoorthy wrote:
> Add clock IDs for gcc_nssnoc_memnoc_clk and
> gcc_nssnoc_memnoc_1_clk, which provide the NSSNOC-to-GEMNOC path
> required by the NSS block.
>
> As these clocks are exposed through the interconnect framework, add the
> corresponding ICC IDs as well.
>
> Signed-off-by: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
> ---
> include/dt-bindings/clock/qcom,ipq5424-gcc.h | 4 ++++
> include/dt-bindings/interconnect/qcom,ipq5424.h | 4 ++++
> 2 files changed, 8 insertions(+)
Acked-by: Georgi Djakov <djakov@kernel.org>
> diff --git a/include/dt-bindings/interconnect/qcom,ipq5424.h b/include/dt-bindings/interconnect/qcom,ipq5424.h
> index 07b786bee7d6..50b883b16a12 100644
> --- a/include/dt-bindings/interconnect/qcom,ipq5424.h
> +++ b/include/dt-bindings/interconnect/qcom,ipq5424.h
> @@ -40,6 +40,10 @@
> #define SLAVE_CNOC_LPASS_CFG 35
> #define MASTER_SNOC_LPASS 36
> #define SLAVE_SNOC_LPASS 37
> +#define MASTER_NSSNOC_MEMNOC 38
> +#define SLAVE_NSSNOC_MEMNOC 39
> +#define MASTER_NSSNOC_MEMNOC_1 40
> +#define SLAVE_NSSNOC_MEMNOC_1 41
>
> #define MASTER_CPU 0
> #define SLAVE_L3 1
>
next prev parent reply other threads:[~2026-09-22 12:33 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-21 6:19 [PATCH 00/11] Add a few minor enhancements to the Qualcomm IPQ GCC drivers Kathiravan Thirumoorthy
2026-09-21 6:19 ` [PATCH 01/11] clk: qcom: ipq5018: add 24MHz rate for USB UTMI clock Kathiravan Thirumoorthy
2026-09-21 12:03 ` Abel Vesa
2026-09-21 6:19 ` [PATCH 02/11] clk: qcom: ipq5332: " Kathiravan Thirumoorthy
2026-09-21 12:03 ` Abel Vesa
2026-09-21 6:19 ` [PATCH 03/11] clk: qcom: ipq5210: " Kathiravan Thirumoorthy
2026-09-21 12:03 ` Abel Vesa
2026-09-21 6:19 ` [PATCH 04/11] arm64: dts: qcom: ipq9574: Wire up USB3 PHY PIPE clock to GCC Kathiravan Thirumoorthy
2026-09-21 11:55 ` Abel Vesa
2026-09-21 6:19 ` [PATCH 05/11] dt-bindings: clock: qcom: ipq5332-gcc: Describe clock inputs per compatible Kathiravan Thirumoorthy
2026-09-23 8:47 ` Krzysztof Kozlowski
2026-09-24 9:15 ` Kathiravan Thirumoorthy
2026-09-24 10:58 ` Krzysztof Kozlowski
2026-09-25 6:39 ` Kathiravan Thirumoorthy
2026-09-21 6:19 ` [PATCH 06/11] arm64: dts: qcom: ipq5424: Wire up USB3 PHY PIPE clock to GCC Kathiravan Thirumoorthy
2026-09-21 12:04 ` Abel Vesa
2026-09-21 6:19 ` [PATCH 07/11] dt-bindings: qcom,ipq5424: add NSS MEMNOC clock and ICC IDs Kathiravan Thirumoorthy
2026-09-22 12:33 ` Georgi Djakov [this message]
2026-09-21 6:19 ` [PATCH 08/11] clk: qcom: gcc-ipq5424: add the MEMNOC clocks needed for the NSS block Kathiravan Thirumoorthy
2026-09-21 12:05 ` Abel Vesa
2026-09-21 6:19 ` [PATCH 09/11] arm64: dts: qcom: ipq5424: Wire up PPE clock to GCC Kathiravan Thirumoorthy
2026-09-21 12:06 ` Abel Vesa
2026-09-21 6:19 ` [PATCH 10/11] clk: qcom: gcc-ipq5210: add UNIPHY XPCS reset entries Kathiravan Thirumoorthy
2026-09-21 12:06 ` Abel Vesa
2026-09-21 6:19 ` [PATCH 11/11] clk: qcom: apss-ipq5424: fix 'ipa' typos Kathiravan Thirumoorthy
2026-09-21 12:07 ` Abel Vesa
2026-09-29 3:14 ` (subset) [PATCH 00/11] Add a few minor enhancements to the Qualcomm IPQ GCC drivers Bjorn Andersson
2026-09-29 17:27 ` Kathiravan Thirumoorthy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=69c93c76-edbf-4c52-9dfc-877d80390d6d@kernel.org \
--to=djakov@kernel.org \
--cc=abelvesa@kernel.org \
--cc=andersson@kernel.org \
--cc=bmasney+clk@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jbrunet+clk@baylibre.com \
--cc=kathiravan.thirumoorthy@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=lumag@kernel.org \
--cc=quic_gokulsri@quicinc.com \
--cc=quic_kathirav@quicinc.com \
--cc=quic_srichara@quicinc.com \
--cc=quic_varada@quicinc.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.