From: Nathan Chen <nathanc@nvidia.com>
To: eric.auger@redhat.com, qemu-arm@nongnu.org, qemu-devel@nongnu.org
Cc: "Peter Maydell" <peter.maydell@linaro.org>,
"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Yanan Wang" <wangyanan55@huawei.com>,
"Zhao Liu" <zhao1.liu@intel.com>,
"Shameer Kolothum" <skolothumtho@nvidia.com>,
"Matt Ochs" <mochs@nvidia.com>,
"Nicolin Chen" <nicolinc@nvidia.com>
Subject: Re: [PATCH v2 7/7] qemu-options.hx: Support "auto" for accel SMMUv3 properties
Date: Mon, 11 May 2026 17:44:50 -0700 [thread overview]
Message-ID: <75cf54c6-341d-4473-a849-2a4245c040f9@nvidia.com> (raw)
In-Reply-To: <cfdc0d2e-59ed-4460-adb2-23dee2ca157b@redhat.com>
Hi Eric,
On 5/8/2026 5:08 AM, Eric Auger wrote:
> Hi Nathan,
> On 4/22/26 10:43 PM, Nathan Chen wrote:
>> Update documentation now that "auto" is supported for accelerated SMMUv3
>> properties.
>>
>> Signed-off-by: Nathan Chen<nathanc@nvidia.com>
>> ---
>> qemu-options.hx | 33 +++++++++++++++++++++++----------
>> 1 file changed, 23 insertions(+), 10 deletions(-)
>>
>> diff --git a/qemu-options.hx b/qemu-options.hx
>> index 21972f8326..2c6ba16a26 100644
>> --- a/qemu-options.hx
>> +++ b/qemu-options.hx
>> @@ -1291,30 +1291,43 @@ SRST
>> Enabling accel configures the host SMMUv3 in nested mode to support
>> vfio-pci passthrough.
>>
>> - The following options are available when accel=on.
>> - Note: 'auto' mode is not currently supported.
>> -
>> - ``ril=on|off`` (default: on)
>> + The following options will be set to auto by default if not manually
>> + set. When accel=on and these properties are set to auto, the value is
>> + derived from the host SMMUv3 capabilities via IOMMU_GET_HW_INFO. With
>> + accel=on, this requires at least one cold-plugged vfio-pci device; if
>> + none is present at machine init, QEMU will abort.
>> +
>> + If accel=off and these property values are set to auto, the values will
>> + not be derived from the host SMMUv3 capabilities. Instead, they will
>> + resolve to the defaults described below, and a cold-plugged vfio-pci
>> + device is not required.
> I would simply say:
>
> If accel=off auto values resolve to the non accel default given below.
>
Got it, I will simplify the accel=off explanation accordingly.
>
>> +
>> + ``ril=on|off`` (default: auto)
> ril=on|off|auto (default: auto)
> -------
>
> I would rewrite it into:
>
> Support for Range Invalidation, which allows the SMMUv3 driver to
> invalidate TLB entries for a range of IOVAs at once instead of issuing
> separate commands to invalidate each page.
> - with accel=on auto means the value is automatically derived from the host SMMU
> if explicitly set to 'on', the host must also support it.
> - with accel=off auto is resolved into 'on'
>
> If we have this explanation here in object_class_property_set_description()
> just explain the basic semantic and list the valid values and default value.
> No use to rexplain the auto mode semantic.
>
>
>
>> Support for Range Invalidation, which allows the SMMUv3 driver to
>> invalidate TLB entries for a range of IOVAs at once instead of issuing
>> separate commands to invalidate each page. Must match with host SMMUv3
>> - Range Invalidation support.
>> + Range Invalidation support. If accel=off and ril is set to auto, this
>> + property value will resolve to on.
> Same for the others ...
Ok, I will leave the auto explanation out of
object_class_property_set_description() and keep it here.
Thanks,
Nathan
next prev parent reply other threads:[~2026-05-12 0:45 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-22 20:43 [PATCH v2 0/7] hw/arm/smmuv3-accel: Resolve AUTO properties Nathan Chen
2026-04-22 20:43 ` [PATCH v2 1/7] hw/arm/smmuv3-accel: Add helper for resolving auto parameters Nathan Chen
2026-05-07 17:46 ` Eric Auger
2026-04-22 20:43 ` [PATCH v2 2/7] hw/arm/smmuv3-accel: Implement "auto" value for "ats" Nathan Chen
2026-05-08 11:34 ` Eric Auger
2026-04-22 20:43 ` [PATCH v2 3/7] hw/arm/smmuv3-accel: Implement "auto" value for "ril" Nathan Chen
2026-05-08 11:37 ` Eric Auger
2026-04-22 20:43 ` [PATCH v2 4/7] hw/arm/smmuv3-accel: Implement "auto" value for "ssidsize" Nathan Chen
2026-05-08 11:43 ` Eric Auger
2026-04-22 20:43 ` [PATCH v2 5/7] hw/arm/smmuv3-accel: Implement "auto" value for "oas" Nathan Chen
2026-05-08 11:48 ` Eric Auger
2026-04-22 20:43 ` [PATCH v2 6/7] hw/arm/smmuv3: Set default ats, ril, ssidsize, oas to auto Nathan Chen
2026-05-08 11:55 ` Eric Auger
2026-04-22 20:43 ` [PATCH v2 7/7] qemu-options.hx: Support "auto" for accel SMMUv3 properties Nathan Chen
2026-05-08 12:08 ` Eric Auger
2026-05-12 0:43 ` Nathan Chen
2026-05-12 0:44 ` Nathan Chen [this message]
2026-05-04 14:58 ` [PATCH v2 0/7] hw/arm/smmuv3-accel: Resolve AUTO properties Cédric Le Goater
2026-05-05 7:59 ` Shameer Kolothum Thodi
2026-05-05 8:27 ` Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=75cf54c6-341d-4473-a849-2a4245c040f9@nvidia.com \
--to=nathanc@nvidia.com \
--cc=eric.auger@redhat.com \
--cc=marcel.apfelbaum@gmail.com \
--cc=mochs@nvidia.com \
--cc=nicolinc@nvidia.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=skolothumtho@nvidia.com \
--cc=wangyanan55@huawei.com \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.