From: "Chang S. Bae" <chang.seok.bae@intel.com>
To: <sashiko-reviews@lists.linux.dev>
Cc: <kvm@vger.kernel.org>
Subject: Re: [PATCH v5 03/20] KVM: x86: Support APX state for XSAVE ABI
Date: Wed, 22 Jul 2026 14:54:52 -0700 [thread overview]
Message-ID: <761b969a-2d2c-4233-b3ed-2f0f35f04864@intel.com> (raw)
In-Reply-To: <20260720182224.0388A1F000E9@smtp.kernel.org>
On 7/20/2026 11:22 AM, sashiko-bot@kernel.org wrote:
>
>> +}
>> +
>> +static int kvm_copy_uabi_to_vcpu_regs(struct kvm_vcpu *vcpu, void *buf, u64 supported_xcr0)
>> +{
>> + union fpregs_state *xstate = (union fpregs_state *)buf;
>> +
>> + if (!(xstate->xsave.header.xfeatures & XFEATURE_MASK_APX))
>> + return 0;
>
> [Severity: High]
> Does this early return fail to reset the APX registers to their architectural
> INIT state?
>
> If a VMM restores a vCPU's state using KVM_SET_XSAVE and the
> XFEATURE_MASK_APX bit is clear, the APX component should be initialized to
> zero. Because this returns early without modifying vcpu->arch.regs, could
> this leave stale data in the VCPU's APX registers and leak state across
> resets or migrations?
This matches the existing XSAVE uABI semantics. XSTATE_BV specifies
which state components are being updated. If userspace wants to zero the
APX state, it must include the APX bit in XSTATE_BV; omitting the bit
means "leave this component unchanged", just like the generic XSAVE copy
path.
>> @@ -3161,6 +3211,7 @@ static int kvm_vcpu_ioctl_x86_set_xsave(struct kvm_vcpu *vcpu,
>> struct kvm_xsave *guest_xsave)
>> {
>> union fpregs_state *xstate = (union fpregs_state *)guest_xsave->region;
>
> [Severity: High]
> Will adding APX as a static FPU feature inflate KVM's base uABI size beyond
> 4096 bytes on AMX-capable hosts, unconditionally breaking legacy KVM_GET_XSAVE?
APX reuses the XSAVE area formerly allocated to MPX, so the layout does
not grow beyond the existing ABI size.
>> @@ -3172,6 +3223,16 @@ static int kvm_vcpu_ioctl_x86_set_xsave(struct kvm_vcpu *vcpu,
>> */
>> xstate->xsave.header.xfeatures &= ~vcpu->arch.guest_fpu.fpstate->xfd;
>>
>> + /*
>> + * This and the following copy functions copy APX state into each
>> + * storage. The VCPU cache is the single source of truth but avoiding
>> + * this redundant copy tends to introduce special-case handling. Since
>> + * this lies in a slow path, keep the implementation simple.
>> + */
>> + err = kvm_copy_uabi_to_vcpu_regs(vcpu, guest_xsave->region, kvm_caps.supported_xcr0);
>> + if (err)
>> + return err;
>
> [Severity: High]
> Does modifying the APX state before validating the rest of the FPU state
> lead to a corrupted vCPU state if the ioctl fails?
This follows the existing behavior. copy_uabi_to_xstate() also updates
state incrementally before later validation:
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/arch/x86/kernel/fpu/xstate.c#n1363
This patch still preserves those semantics.
Thanks,
Chang
next prev parent reply other threads:[~2026-07-22 21:54 UTC|newest]
Thread overview: 43+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-20 17:19 [PATCH v5 00/20] KVM: x86: Enable APX for guests Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 01/20] KVM: x86: Extend VCPU registers for EGPRs Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 02/20] KVM: VMX: Save guest EGPRs in VCPU cache Chang S. Bae
2026-07-20 18:20 ` sashiko-bot
2026-07-22 21:54 ` Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 03/20] KVM: x86: Support APX state for XSAVE ABI Chang S. Bae
2026-07-20 18:22 ` sashiko-bot
2026-07-22 21:54 ` Chang S. Bae [this message]
2026-07-20 17:19 ` [PATCH v5 04/20] KVM: VMX: Refactor VMX instruction information access Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 05/20] KVM: VMX: Refactor instruction information decoding Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 06/20] KVM: VMX: Remove unused control-register access defines Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 07/20] KVM: VMX: Refactor register index retrieval from exit qualification Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 08/20] KVM: VMX: Support instruction information extension Chang S. Bae
2026-07-20 18:12 ` sashiko-bot
2026-07-22 21:54 ` Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 09/20] KVM: nVMX: Propagate extended instruction information Chang S. Bae
2026-07-20 18:10 ` sashiko-bot
2026-07-22 21:55 ` Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 10/20] KVM: x86: Support EGPR accessing and tracking for emulator Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 11/20] KVM: x86: Handle EGPR index and REX2-incompatible opcodes Chang S. Bae
2026-07-20 18:18 ` sashiko-bot
2026-07-22 21:55 ` Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 12/20] KVM: x86: Support REX2-prefixed opcode decode Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 13/20] KVM: x86: Reject EVEX-prefixed instructions Chang S. Bae
2026-07-20 18:11 ` sashiko-bot
2026-07-22 21:55 ` Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 14/20] KVM: x86: Move KVM_SUPPORTED_{XCR0,XSS} into kvm_x86_vendor_init() Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 15/20] KVM: x86: Guard valid XCR0.APX settings Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 16/20] KVM: x86: Add APX in supported XCR0 Chang S. Bae
2026-07-20 18:25 ` sashiko-bot
2026-07-22 21:55 ` Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 17/20] KVM: x86: Expose APX foundation feature to userspace Chang S. Bae
2026-07-20 18:12 ` sashiko-bot
2026-07-22 21:55 ` Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 18/20] KVM: x86: Expose APX sub-features " Chang S. Bae
2026-07-20 18:10 ` sashiko-bot
2026-07-22 21:55 ` Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 19/20] KVM: x86: selftests: Add APX state and ABI test Chang S. Bae
2026-07-20 18:17 ` sashiko-bot
2026-07-22 21:55 ` Chang S. Bae
2026-07-20 17:19 ` [PATCH v5 20/20] KVM: x86: selftests: Add APX state handling and XCR0 sanity checks Chang S. Bae
2026-07-21 7:09 ` [PATCH v5 00/20] KVM: x86: Enable APX for guests Paolo Bonzini
2026-07-22 22:01 ` Chang S. Bae
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=761b969a-2d2c-4233-b3ed-2f0f35f04864@intel.com \
--to=chang.seok.bae@intel.com \
--cc=kvm@vger.kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.