From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER,MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS, USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 051C5C64E7A for ; Tue, 1 Dec 2020 20:43:24 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 8B0DA2151B for ; Tue, 1 Dec 2020 20:43:23 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=nvidia.com header.i=@nvidia.com header.b="Zmzy4nbs" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727094AbgLAUnX (ORCPT ); Tue, 1 Dec 2020 15:43:23 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:11757 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725977AbgLAUnW (ORCPT ); Tue, 1 Dec 2020 15:43:22 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Tue, 01 Dec 2020 12:42:41 -0800 Received: from [10.26.72.142] (172.20.13.39) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 1 Dec 2020 20:42:33 +0000 Subject: Re: [PATCH v10 17/19] ARM: tegra: Add EMC OPP properties to Tegra20 device-trees To: Dmitry Osipenko , Thierry Reding , Georgi Djakov , "Rob Herring" , Michael Turquette , Stephen Boyd , Peter De Schrijver , MyungJoo Ham , "Kyungmin Park" , Chanwoo Choi , Mikko Perttunen , Viresh Kumar , "Peter Geis" , Nicolas Chauvet , "Krzysztof Kozlowski" CC: , , , References: <20201123002723.28463-1-digetx@gmail.com> <20201123002723.28463-18-digetx@gmail.com> <60657f5e-bd30-094e-f8df-6ba69e0d6a3e@nvidia.com> <1ed05baf-3a01-3a2b-cd79-98b356c846cf@gmail.com> From: Jon Hunter Message-ID: <7725904d-e623-a389-2c41-fe0640afcf86@nvidia.com> Date: Tue, 1 Dec 2020 20:42:29 +0000 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <1ed05baf-3a01-3a2b-cd79-98b356c846cf@gmail.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: quoted-printable X-Originating-IP: [172.20.13.39] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1606855361; bh=ld6kAg1ZGh9k+yMFotmNwIWPtWIZHMAcX5cj9qgmwHM=; h=Subject:To:CC:References:From:Message-ID:Date:User-Agent: MIME-Version:In-Reply-To:Content-Type:Content-Language: Content-Transfer-Encoding:X-Originating-IP:X-ClientProxiedBy; b=Zmzy4nbs0RS7fFDgUWb4EfpZwT1/EeyUp2PWE2OS3XHzA24MgwTDAdrbXR1dWG463 4s7OGfmpZ2IA+DjoxwmATD3NdbxYI2V+gXiW1kQOuqz65aaNww17A/wOMXjKgNOzVX C6sn7spIMa0nNR4I3SZiyX5PvhzcA4scysgzQmnlaZKGTN7bHCCMpHcDo4myiR4sDv ZeBGPbT9B4KlygU9HXq7t+Xek3nsaO1VUznLI1EFs4vf3QfXXrqHJZvheUxEr0j1uX Mja2NGB1syddUj+IOrYino9xivHVkTrlmgxuDRA8WA3bRslrl2EWJ4/IvG92he+geG 2ZLiCaY1PT2MQ== Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org On 30/11/2020 22:57, Dmitry Osipenko wrote: > 01.12.2020 00:17, Jon Hunter =D0=BF=D0=B8=D1=88=D0=B5=D1=82: >> Hi Dmitry, >> >> On 23/11/2020 00:27, Dmitry Osipenko wrote: >>> Add EMC OPP DVFS tables and update board device-trees by removing >>> unsupported OPPs. >>> >>> Signed-off-by: Dmitry Osipenko >> This change is generating the following warning on Tegra20 Ventana >> and prevents the EMC from probing ... >> >> [ 2.485711] tegra20-emc 7000f400.memory-controller: device-tree doesn= 't have memory timings >> [ 2.499386] tegra20-emc 7000f400.memory-controller: 32bit DRAM bus >> [ 2.505810] ------------[ cut here ]------------ >> [ 2.510511] WARNING: CPU: 0 PID: 1 at /local/workdir/tegra/mlt-linux_= next/kernel/drivers/opp/of.c:875 _of_add_opp_table_v2+0x598/0x61c >> [ 2.529746] Modules linked in: >> [ 2.540140] CPU: 0 PID: 1 Comm: swapper/0 Not tainted 5.10.0-rc5-next= -20201130 #1 >> [ 2.554606] Hardware name: NVIDIA Tegra SoC (Flattened Device Tree) >> [ 2.560892] [] (unwind_backtrace) from [] (show_s= tack+0x10/0x14) >> [ 2.568640] [] (show_stack) from [] (dump_stack+0= xc8/0xdc) >> [ 2.575866] [] (dump_stack) from [] (__warn+0x104= /0x108) >> [ 2.582912] [] (__warn) from [] (warn_slowpath_fm= t+0xb0/0xb8) >> [ 2.590397] [] (warn_slowpath_fmt) from [] (_of_a= dd_opp_table_v2+0x598/0x61c) >> [ 2.599269] [] (_of_add_opp_table_v2) from [] (de= v_pm_opp_of_add_table+0x3c/0x1a0) >> [ 2.608582] [] (dev_pm_opp_of_add_table) from [] = (tegra_emc_probe+0x478/0x940) >> [ 2.617548] [] (tegra_emc_probe) from [] (platfor= m_drv_probe+0x48/0x98) >> [ 2.625899] [] (platform_drv_probe) from [] (real= ly_probe+0x218/0x3b8) >> [ 2.634162] [] (really_probe) from [] (driver_pro= be_device+0x5c/0xb4) >> [ 2.642338] [] (driver_probe_device) from [] (dev= ice_driver_attach+0x58/0x60) >> [ 2.651208] [] (device_driver_attach) from [] (__= driver_attach+0x80/0xbc) >> [ 2.659730] [] (__driver_attach) from [] (bus_for= _each_dev+0x74/0xb4) >> [ 2.667905] [] (bus_for_each_dev) from [] (bus_ad= d_driver+0x164/0x1e8) >> [ 2.676168] [] (bus_add_driver) from [] (driver_r= egister+0x7c/0x114) >> [ 2.684259] [] (driver_register) from [] (do_one_= initcall+0x54/0x2b0) >> [ 2.692441] [] (do_one_initcall) from [] (kernel_= init_freeable+0x1a4/0x1f4) >> [ 2.701145] [] (kernel_init_freeable) from [] (ke= rnel_init+0x8/0x118) >> [ 2.709321] [] (kernel_init) from [] (ret_from_fo= rk+0x14/0x24) >> [ 2.716885] Exception stack(0xc1501fb0 to 0xc1501ff8) >> [ 2.721933] 1fa0: 00000000 000000= 00 00000000 00000000 >> [ 2.730106] 1fc0: 00000000 00000000 00000000 00000000 00000000 000000= 00 00000000 00000000 >> [ 2.738278] 1fe0: 00000000 00000000 00000000 00000000 00000013 000000= 00 >> [ 2.751940] ---[ end trace 61e3b76deca27ef3 ]--- >> >> >> Cheers >> Jon >> >=20 > Hello Jon, >=20 > That is harmless and expected to happen because the patch "memory: > tegra20: Support hardware versioning and clean up OPP table > initialization" isn't applied yet, while Thierry already applied the DT > patches from this v10. Thanks, pulling in that patch did fix it. Jon --=20 nvpublic From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.1 required=3.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id B8333C64E7A for ; Tue, 1 Dec 2020 20:42:45 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 3992F206E0 for ; Tue, 1 Dec 2020 20:42:45 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=nvidia.com header.i=@nvidia.com header.b="Zmzy4nbs" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 3992F206E0 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=nvidia.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 3CC576E02B; Tue, 1 Dec 2020 20:42:44 +0000 (UTC) Received: from hqnvemgate24.nvidia.com (hqnvemgate24.nvidia.com [216.228.121.143]) by gabe.freedesktop.org (Postfix) with ESMTPS id 0E4266E02B for ; Tue, 1 Dec 2020 20:42:43 +0000 (UTC) Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Tue, 01 Dec 2020 12:42:41 -0800 Received: from [10.26.72.142] (172.20.13.39) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 1 Dec 2020 20:42:33 +0000 Subject: Re: [PATCH v10 17/19] ARM: tegra: Add EMC OPP properties to Tegra20 device-trees To: Dmitry Osipenko , Thierry Reding , Georgi Djakov , "Rob Herring" , Michael Turquette , Stephen Boyd , Peter De Schrijver , MyungJoo Ham , "Kyungmin Park" , Chanwoo Choi , Mikko Perttunen , Viresh Kumar , "Peter Geis" , Nicolas Chauvet , "Krzysztof Kozlowski" References: <20201123002723.28463-1-digetx@gmail.com> <20201123002723.28463-18-digetx@gmail.com> <60657f5e-bd30-094e-f8df-6ba69e0d6a3e@nvidia.com> <1ed05baf-3a01-3a2b-cd79-98b356c846cf@gmail.com> From: Jon Hunter Message-ID: <7725904d-e623-a389-2c41-fe0640afcf86@nvidia.com> Date: Tue, 1 Dec 2020 20:42:29 +0000 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <1ed05baf-3a01-3a2b-cd79-98b356c846cf@gmail.com> Content-Language: en-US X-Originating-IP: [172.20.13.39] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1606855361; bh=ld6kAg1ZGh9k+yMFotmNwIWPtWIZHMAcX5cj9qgmwHM=; h=Subject:To:CC:References:From:Message-ID:Date:User-Agent: MIME-Version:In-Reply-To:Content-Type:Content-Language: Content-Transfer-Encoding:X-Originating-IP:X-ClientProxiedBy; b=Zmzy4nbs0RS7fFDgUWb4EfpZwT1/EeyUp2PWE2OS3XHzA24MgwTDAdrbXR1dWG463 4s7OGfmpZ2IA+DjoxwmATD3NdbxYI2V+gXiW1kQOuqz65aaNww17A/wOMXjKgNOzVX C6sn7spIMa0nNR4I3SZiyX5PvhzcA4scysgzQmnlaZKGTN7bHCCMpHcDo4myiR4sDv ZeBGPbT9B4KlygU9HXq7t+Xek3nsaO1VUznLI1EFs4vf3QfXXrqHJZvheUxEr0j1uX Mja2NGB1syddUj+IOrYino9xivHVkTrlmgxuDRA8WA3bRslrl2EWJ4/IvG92he+geG 2ZLiCaY1PT2MQ== X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-pm@vger.kernel.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Ck9uIDMwLzExLzIwMjAgMjI6NTcsIERtaXRyeSBPc2lwZW5rbyB3cm90ZToKPiAwMS4xMi4yMDIw IDAwOjE3LCBKb24gSHVudGVyINC/0LjRiNC10YI6Cj4+IEhpIERtaXRyeSwKPj4KPj4gT24gMjMv MTEvMjAyMCAwMDoyNywgRG1pdHJ5IE9zaXBlbmtvIHdyb3RlOgo+Pj4gQWRkIEVNQyBPUFAgRFZG UyB0YWJsZXMgYW5kIHVwZGF0ZSBib2FyZCBkZXZpY2UtdHJlZXMgYnkgcmVtb3ZpbmcKPj4+IHVu c3VwcG9ydGVkIE9QUHMuCj4+Pgo+Pj4gU2lnbmVkLW9mZi1ieTogRG1pdHJ5IE9zaXBlbmtvIDxk aWdldHhAZ21haWwuY29tPgo+PiBUaGlzIGNoYW5nZSBpcyBnZW5lcmF0aW5nIHRoZSBmb2xsb3dp bmcgd2FybmluZyBvbiBUZWdyYTIwIFZlbnRhbmEKPj4gYW5kIHByZXZlbnRzIHRoZSBFTUMgZnJv bSBwcm9iaW5nIC4uLgo+Pgo+PiBbICAgIDIuNDg1NzExXSB0ZWdyYTIwLWVtYyA3MDAwZjQwMC5t ZW1vcnktY29udHJvbGxlcjogZGV2aWNlLXRyZWUgZG9lc24ndCBoYXZlIG1lbW9yeSB0aW1pbmdz Cj4+IFsgICAgMi40OTkzODZdIHRlZ3JhMjAtZW1jIDcwMDBmNDAwLm1lbW9yeS1jb250cm9sbGVy OiAzMmJpdCBEUkFNIGJ1cwo+PiBbICAgIDIuNTA1ODEwXSAtLS0tLS0tLS0tLS1bIGN1dCBoZXJl IF0tLS0tLS0tLS0tLS0KPj4gWyAgICAyLjUxMDUxMV0gV0FSTklORzogQ1BVOiAwIFBJRDogMSBh dCAvbG9jYWwvd29ya2Rpci90ZWdyYS9tbHQtbGludXhfbmV4dC9rZXJuZWwvZHJpdmVycy9vcHAv b2YuYzo4NzUgX29mX2FkZF9vcHBfdGFibGVfdjIrMHg1OTgvMHg2MWMKPj4gWyAgICAyLjUyOTc0 Nl0gTW9kdWxlcyBsaW5rZWQgaW46Cj4+IFsgICAgMi41NDAxNDBdIENQVTogMCBQSUQ6IDEgQ29t bTogc3dhcHBlci8wIE5vdCB0YWludGVkIDUuMTAuMC1yYzUtbmV4dC0yMDIwMTEzMCAjMQo+PiBb ICAgIDIuNTU0NjA2XSBIYXJkd2FyZSBuYW1lOiBOVklESUEgVGVncmEgU29DIChGbGF0dGVuZWQg RGV2aWNlIFRyZWUpCj4+IFsgICAgMi41NjA4OTJdIFs8YzAxMTEzNmM+XSAodW53aW5kX2JhY2t0 cmFjZSkgZnJvbSBbPGMwMTBiYjYwPl0gKHNob3dfc3RhY2srMHgxMC8weDE0KQo+PiBbICAgIDIu NTY4NjQwXSBbPGMwMTBiYjYwPl0gKHNob3dfc3RhY2spIGZyb20gWzxjMGJjZWU1ND5dIChkdW1w X3N0YWNrKzB4YzgvMHhkYykKPj4gWyAgICAyLjU3NTg2Nl0gWzxjMGJjZWU1ND5dIChkdW1wX3N0 YWNrKSBmcm9tIFs8YzAxMjM1ZGM+XSAoX193YXJuKzB4MTA0LzB4MTA4KQo+PiBbICAgIDIuNTgy OTEyXSBbPGMwMTIzNWRjPl0gKF9fd2FybikgZnJvbSBbPGMwMTIzNjkwPl0gKHdhcm5fc2xvd3Bh dGhfZm10KzB4YjAvMHhiOCkKPj4gWyAgICAyLjU5MDM5N10gWzxjMDEyMzY5MD5dICh3YXJuX3Ns b3dwYXRoX2ZtdCkgZnJvbSBbPGMwODI1YWQwPl0gKF9vZl9hZGRfb3BwX3RhYmxlX3YyKzB4NTk4 LzB4NjFjKQo+PiBbICAgIDIuNTk5MjY5XSBbPGMwODI1YWQwPl0gKF9vZl9hZGRfb3BwX3RhYmxl X3YyKSBmcm9tIFs8YzA4MjViOTA+XSAoZGV2X3BtX29wcF9vZl9hZGRfdGFibGUrMHgzYy8weDFh MCkKPj4gWyAgICAyLjYwODU4Ml0gWzxjMDgyNWI5MD5dIChkZXZfcG1fb3BwX29mX2FkZF90YWJs ZSkgZnJvbSBbPGMwODdiNzc0Pl0gKHRlZ3JhX2VtY19wcm9iZSsweDQ3OC8weDk0MCkKPj4gWyAg ICAyLjYxNzU0OF0gWzxjMDg3Yjc3ND5dICh0ZWdyYV9lbWNfcHJvYmUpIGZyb20gWzxjMDY1NDM5 OD5dIChwbGF0Zm9ybV9kcnZfcHJvYmUrMHg0OC8weDk4KQo+PiBbICAgIDIuNjI1ODk5XSBbPGMw NjU0Mzk4Pl0gKHBsYXRmb3JtX2Rydl9wcm9iZSkgZnJvbSBbPGMwNjUyMjM4Pl0gKHJlYWxseV9w cm9iZSsweDIxOC8weDNiOCkKPj4gWyAgICAyLjYzNDE2Ml0gWzxjMDY1MjIzOD5dIChyZWFsbHlf cHJvYmUpIGZyb20gWzxjMDY1MjU0MD5dIChkcml2ZXJfcHJvYmVfZGV2aWNlKzB4NWMvMHhiNCkK Pj4gWyAgICAyLjY0MjMzOF0gWzxjMDY1MjU0MD5dIChkcml2ZXJfcHJvYmVfZGV2aWNlKSBmcm9t IFs8YzA2NTI3NDA+XSAoZGV2aWNlX2RyaXZlcl9hdHRhY2grMHg1OC8weDYwKQo+PiBbICAgIDIu NjUxMjA4XSBbPGMwNjUyNzQwPl0gKGRldmljZV9kcml2ZXJfYXR0YWNoKSBmcm9tIFs8YzA2NTI3 Yzg+XSAoX19kcml2ZXJfYXR0YWNoKzB4ODAvMHhiYykKPj4gWyAgICAyLjY1OTczMF0gWzxjMDY1 MjdjOD5dIChfX2RyaXZlcl9hdHRhY2gpIGZyb20gWzxjMDY1MDYxMD5dIChidXNfZm9yX2VhY2hf ZGV2KzB4NzQvMHhiNCkKPj4gWyAgICAyLjY2NzkwNV0gWzxjMDY1MDYxMD5dIChidXNfZm9yX2Vh Y2hfZGV2KSBmcm9tIFs8YzA2NTE1Zjg+XSAoYnVzX2FkZF9kcml2ZXIrMHgxNjQvMHgxZTgpCj4+ IFsgICAgMi42NzYxNjhdIFs8YzA2NTE1Zjg+XSAoYnVzX2FkZF9kcml2ZXIpIGZyb20gWzxjMDY1 MzJhOD5dIChkcml2ZXJfcmVnaXN0ZXIrMHg3Yy8weDExNCkKPj4gWyAgICAyLjY4NDI1OV0gWzxj MDY1MzJhOD5dIChkcml2ZXJfcmVnaXN0ZXIpIGZyb20gWzxjMDEwMjIwOD5dIChkb19vbmVfaW5p dGNhbGwrMHg1NC8weDJiMCkKPj4gWyAgICAyLjY5MjQ0MV0gWzxjMDEwMjIwOD5dIChkb19vbmVf aW5pdGNhbGwpIGZyb20gWzxjMTAwMTBjYz5dIChrZXJuZWxfaW5pdF9mcmVlYWJsZSsweDFhNC8w eDFmNCkKPj4gWyAgICAyLjcwMTE0NV0gWzxjMTAwMTBjYz5dIChrZXJuZWxfaW5pdF9mcmVlYWJs ZSkgZnJvbSBbPGMwYmQ0NTEwPl0gKGtlcm5lbF9pbml0KzB4OC8weDExOCkKPj4gWyAgICAyLjcw OTMyMV0gWzxjMGJkNDUxMD5dIChrZXJuZWxfaW5pdCkgZnJvbSBbPGMwMTAwMWIwPl0gKHJldF9m cm9tX2ZvcmsrMHgxNC8weDI0KQo+PiBbICAgIDIuNzE2ODg1XSBFeGNlcHRpb24gc3RhY2soMHhj MTUwMWZiMCB0byAweGMxNTAxZmY4KQo+PiBbICAgIDIuNzIxOTMzXSAxZmEwOiAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAwMDAwMDAwMCAwMDAwMDAwMCAwMDAwMDAwMCAwMDAw MDAwMAo+PiBbICAgIDIuNzMwMTA2XSAxZmMwOiAwMDAwMDAwMCAwMDAwMDAwMCAwMDAwMDAwMCAw MDAwMDAwMCAwMDAwMDAwMCAwMDAwMDAwMCAwMDAwMDAwMCAwMDAwMDAwMAo+PiBbICAgIDIuNzM4 Mjc4XSAxZmUwOiAwMDAwMDAwMCAwMDAwMDAwMCAwMDAwMDAwMCAwMDAwMDAwMCAwMDAwMDAxMyAw MDAwMDAwMAo+PiBbICAgIDIuNzUxOTQwXSAtLS1bIGVuZCB0cmFjZSA2MWUzYjc2ZGVjYTI3ZWYz IF0tLS0KPj4KPj4KPj4gQ2hlZXJzCj4+IEpvbgo+Pgo+IAo+IEhlbGxvIEpvbiwKPiAKPiBUaGF0 IGlzIGhhcm1sZXNzIGFuZCBleHBlY3RlZCB0byBoYXBwZW4gYmVjYXVzZSB0aGUgcGF0Y2ggIm1l bW9yeToKPiB0ZWdyYTIwOiBTdXBwb3J0IGhhcmR3YXJlIHZlcnNpb25pbmcgYW5kIGNsZWFuIHVw IE9QUCB0YWJsZQo+IGluaXRpYWxpemF0aW9uIiBpc24ndCBhcHBsaWVkIHlldCwgd2hpbGUgVGhp ZXJyeSBhbHJlYWR5IGFwcGxpZWQgdGhlIERUCj4gcGF0Y2hlcyBmcm9tIHRoaXMgdjEwLgoKClRo YW5rcywgcHVsbGluZyBpbiB0aGF0IHBhdGNoIGRpZCBmaXggaXQuCgpKb24KCi0tIApudnB1Ymxp YwpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2 ZWwgbWFpbGluZyBsaXN0CmRyaS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9s aXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWwK