From: Marc Zyngier <maz@kernel.org>
To: sashiko-reviews@lists.linux.dev
Cc: kvm@vger.kernel.org, "Oliver Upton" <oupton@kernel.org>,
kvmarm@lists.linux.dev
Subject: Re: [PATCH v2 21/28] KVM: arm64: Add NVHCR_EL2 handling to the sysreg array
Date: Tue, 14 Jul 2026 13:56:52 +0100 [thread overview]
Message-ID: <86v7ahohkb.wl-maz@kernel.org> (raw)
In-Reply-To: <20260714102421.E51341F000E9@smtp.kernel.org>
On Tue, 14 Jul 2026 11:24:21 +0100,
sashiko-bot@kernel.org wrote:
>
> Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
> - [Medium] Userspace writes to NVHCR_EL2 via KVM_SET_ONE_REG are silently discarded upon L1 guest entry.
> --
>
> --- Patch [21]: [PATCH v2 21/28] KVM: arm64: Add NVHCR_EL2 handling to the sysreg array ---
> commit 40ce0e0627839603da739968567e9f3998f1ed15
> Author: Marc Zyngier <maz@kernel.org>
>
> KVM: arm64: Add NVHCR_EL2 handling to the sysreg array
>
> Expose NVHCR_EL2 to userspace, and treat the direct access as UNDEF,
> as that would only outline a bug in our exception routing.
>
> > diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c
> > index 9439c5b2b1fe8..0aeb2e736fde3 100644
> > --- a/arch/arm64/kvm/sys_regs.c
> > +++ b/arch/arm64/kvm/sys_regs.c
>
> [ ... ]
>
> > @@ -3774,6 +3800,8 @@ static const struct sys_reg_desc sys_reg_descs[] = {
> > sve_el2_visibility),
> >
> > EL2_REG_VNCR(HCRX_EL2, reset_val, 0),
> > + EL2_REG_FILTERED(NVHCR_EL2, undef_access, reset_val, 0,
> > + nvhcr_el2_visibility),
>
> [Severity: Medium]
> Will userspace writes to NVHCR_EL2 be silently discarded upon L1 guest entry?
Short answer: no. Longer answer follows.
> Because NVHCR_EL2 is exposed without a custom .set_user handler, writes via
> KVM_SET_ONE_REG will update vcpu->arch.ctxt.sys_regs[NVHCR_EL2] using the
> default behavior. However, upon running the VCPU in hyp_ctxt (L1 hypervisor),
> __compute_hcr() unconditionally executes:
>
> __vcpu_assign_sys_reg(vcpu, NVHCR_EL2, __vcpu_sys_reg(vcpu, HCR_EL2));
If userspace can write to NVHCR_EL2, that's because the guest has NV3
exposed to it. And if so, then the host also has NV3 and is using it.
Then the code looks like this:
/* Publish the guest's view of HCR_EL2 to the HW */
if (cpus_have_final_cap(ARM64_HAS_NV3) && vcpu_el2_e2h_is_set(vcpu))
write_sysreg_s(__vcpu_sys_reg(vcpu, HCR_EL2), SYS_NVHCR_EL2);
else
__vcpu_assign_sys_reg(vcpu, NVHCR_EL2, __vcpu_sys_reg(vcpu, HCR_EL2));
and the value of HCR_EL2 is written into the NVHCR_EL2 *register*.
>
> This seems to clobber the userspace write, causing UAPI state loss and a KVM
> ABI violation where KVM_SET_ONE_REG writes are expected to be preserved.
See above?
>
> Does this require a custom .set_user handler to maintain alias synchronization
> between NVHCR_EL2 and HCR_EL2?
No.
M.
--
Without deviation from the norm, progress is not possible.
next prev parent reply other threads:[~2026-07-14 12:56 UTC|newest]
Thread overview: 50+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-14 9:16 [PATCH v2 00/28] KVM: arm64: Add support for FEAT_NV2p1 and FEAT_NV3 Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 01/28] arm64: sysreg: Emit RESx/UNKN values for Mapping/Fields definitions Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 02/28] arm64: Update ID_AA64MMFR4_EL1 description to 2026-03 JSON release Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 03/28] KVM: arm64: Merge guest's HCRX_EL2 using NV_HCRX_GUEST_EXCLUDE Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 04/28] KVM: arm64: Drop __HCRX_EL2_* masks Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 05/28] KVM: arm64: Plumb HCRX_EL2.SRMASKEn in HCRX_EL2 sanitisation Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 06/28] KVM: arm64: Classify CPTR_EL2 as a SR_LOC_SPECIAL register Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 07/28] KVM: arm64: Don't evaluate HCR_EL2.NV nor HFGITR_EL2.ERET on ERET fast path Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 08/28] arm64: Add ARM64_HAS_NV2P1 capability Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 09/28] KVM: arm64: Relax CPTR_EL2 handling when FEAT_NV2p1 is present Marc Zyngier
2026-07-14 10:12 ` sashiko-bot
2026-07-14 14:12 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 10/28] KVM: arm64: Relax CNTHCTL_EL2 " Marc Zyngier
2026-07-14 9:53 ` sashiko-bot
2026-07-14 14:22 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 11/28] KVM: arm64: Expose FEAT_NV2p1 to NV guests Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 12/28] arm64: Add FEAT_NV2p1 detection Marc Zyngier
2026-07-14 9:46 ` sashiko-bot
2026-07-14 11:45 ` Marc Zyngier
2026-07-14 13:18 ` Fuad Tabba
2026-07-14 9:16 ` [PATCH v2 13/28] arm64: sysreg: Add NVHCR_EL2 description as a mirror of HCR_EL2 Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 14/28] arm64: sysreg: Add HCRX_EL2 bits related to FEAT_NV3 Marc Zyngier
2026-07-14 9:45 ` sashiko-bot
2026-07-14 13:04 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 15/28] arm64: Add ARM64_HAS_NV3 capability Marc Zyngier
2026-07-14 9:40 ` sashiko-bot
2026-07-14 11:42 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 16/28] KVM: arm64: Split NV-specific exit fixups from the non-NV handling Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 17/28] KVM: arm64: Add NV3 control bits to HCRX_EL2 sanitisation Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 18/28] KVM: arm64: Add kvm_has_nv{2,3}() predicates Marc Zyngier
2026-07-14 9:48 ` sashiko-bot
2026-07-14 14:23 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 19/28] KVM: arm64: Make HCR_EL2 a non-VNCR register Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 20/28] KVM: arm64: Add sanitisation for NVHCR_EL2 Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 21/28] KVM: arm64: Add NVHCR_EL2 handling to the sysreg array Marc Zyngier
2026-07-14 10:24 ` sashiko-bot
2026-07-14 12:56 ` Marc Zyngier [this message]
2026-07-14 9:16 ` [PATCH v2 22/28] KVM: arm64: Add routing for NVHCR_EL2 trap Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 23/28] KVM: arm64: Add NVHCR_EL2 context switching Marc Zyngier
2026-07-14 10:03 ` sashiko-bot
2026-07-14 14:44 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 24/28] KVM: arm64: Engage NV3 ERET trap elision Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 25/28] KVM: arm64: Engage NV3 TLBI " Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 26/28] KVM: arm64: Add FEAT_NV3 detection Marc Zyngier
2026-07-14 10:07 ` sashiko-bot
2026-07-14 14:42 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 27/28] KVM: arm64: Expose FEAT_NV3 to guests Marc Zyngier
2026-07-14 10:15 ` sashiko-bot
2026-07-14 14:41 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 28/28] arm64: Add override for ID_AA64MMFR4_EL1.NV_frac Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=86v7ahohkb.wl-maz@kernel.org \
--to=maz@kernel.org \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.linux.dev \
--cc=oupton@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.