All of lore.kernel.org
 help / color / mirror / Atom feed
From: Marc Zyngier <maz@kernel.org>
To: Zhou Wang <wangzhou1@hisilicon.com>
Cc: Oliver Upton <oliver.upton@linux.dev>,
	"Will Deacon" <will@kernel.org>,
	Catalin Marinas <catalin.marinas@arm.com>,
	<linux-arm-kernel@lists.infradead.org>, <kvmarm@lists.linux.dev>,
	<tangnianyao@huawei.com>, <wangwudi@hisilicon.com>
Subject: Re: [PATCH] ARM64: errata: Add workaround for HIP10/HIP10C erratum 162200803
Date: Thu, 26 Jun 2025 14:27:54 +0100	[thread overview]
Message-ID: <86wm8ybpk5.wl-maz@kernel.org> (raw)
In-Reply-To: <20250626124142.2035110-1-wangzhou1@hisilicon.com>

On Thu, 26 Jun 2025 13:41:42 +0100,
Zhou Wang <wangzhou1@hisilicon.com> wrote:
> 
> For GICv4.0 of Hip10 and Hip10C, it has a SoC bug with vPE schedule:
> when multiple vPEs are sending vpe schedule/deschedule commands
> concurrently and repeatedly, some vPE schedule command may not be
> scheduled, and it will cause the command timeout.
> 
> The hardware implementation is that there is one GIC hardware in one CPU die,
> which handles all vPE schedule operations one by one in all CPUs of this die.
> The bug is that if the number of queued vPE schedule operations is more
> than a certain value, the last vPE schedule operation will be lost.
> 
> One possible way to solve this problem is to limit the number of vLPIs, so
> the hardware could spend less time to scan virtual pending table when it
> handles the vPE schedule operations, so the queued vPE schedule operations
> will never be more than above certain value.
> 
> Given the number of CPUs of die, and imagine there is 100 vPE schedule
> operations per second one CPU, it can be calculated that we can limit
> the number of vLPI to 4096 for virtual machine to avoid the issue.
> 
> Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com>
> ---
>  Documentation/arch/arm64/silicon-errata.rst |  2 ++
>  arch/arm64/Kconfig                          | 12 ++++++++++++
>  arch/arm64/include/asm/cputype.h            |  4 ++++
>  arch/arm64/kernel/cpu_errata.c              | 15 +++++++++++++++
>  arch/arm64/kvm/vgic/vgic-mmio-v3.c          |  5 +++++
>  arch/arm64/tools/cpucaps                    |  1 +
>  include/linux/irqchip/arm-gic-v3.h          |  1 +
>  7 files changed, 40 insertions(+)
> 

[...]

> diff --git a/arch/arm64/kvm/vgic/vgic-mmio-v3.c b/arch/arm64/kvm/vgic/vgic-mmio-v3.c
> index ae4c0593d114..495a56e9dc4b 100644
> --- a/arch/arm64/kvm/vgic/vgic-mmio-v3.c
> +++ b/arch/arm64/kvm/vgic/vgic-mmio-v3.c
> @@ -81,6 +81,11 @@ static unsigned long vgic_mmio_read_v3_misc(struct kvm_vcpu *vcpu,
>  		if (vgic_has_its(vcpu->kvm)) {
>  			value |= (INTERRUPT_ID_BITS_ITS - 1) << 19;
>  			value |= GICD_TYPER_LPIS;
> +			/* Limit the number of vlpis to 4096 */
> +			if (cpus_have_final_cap(ARM64_WORKAROUND_HISI_162200803) &&
> +			    kvm_vgic_global_state.has_gicv4 &&
> +			    !kvm_vgic_global_state.has_gicv4_1)
> +				value |= 11 << GICD_TYPER_NUM_LPIS_SHIFT;

This really doesn't solve your problem. Yes, the guest *may* honor
this limit. But KVM doesn't care and will happily allocate 2^16 vLPIs
if the guest asks -- there is no code enforcing this limit.

And even if we did. What would we do on a MAPTI command that tries to
map a vLPI outside of the allowed range? Do we need to tell the guest
it has screwed up?

Thanks,

	M.

-- 
Without deviation from the norm, progress is not possible.

  reply	other threads:[~2025-06-26 13:27 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-06-26 12:41 [PATCH] ARM64: errata: Add workaround for HIP10/HIP10C erratum 162200803 Zhou Wang
2025-06-26 13:27 ` Marc Zyngier [this message]
2025-06-27  6:36   ` Zhou Wang
2025-07-01  8:14     ` Marc Zyngier
2025-07-02  9:57       ` Zhou Wang
2025-07-03 10:44         ` Marc Zyngier
2025-07-08 12:05           ` Zhou Wang
2025-07-08 12:47             ` Marc Zyngier
2025-07-09  2:08               ` Zhou Wang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=86wm8ybpk5.wl-maz@kernel.org \
    --to=maz@kernel.org \
    --cc=catalin.marinas@arm.com \
    --cc=kvmarm@lists.linux.dev \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=oliver.upton@linux.dev \
    --cc=tangnianyao@huawei.com \
    --cc=wangwudi@hisilicon.com \
    --cc=wangzhou1@hisilicon.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.