From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 674B354652; Mon, 17 Mar 2025 14:49:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742222968; cv=none; b=d80UBc+UPfOTiFkc1laiDCq5WWX+iqzz2f18fK6ayCi79MYNIwUGI9O7QXb35GxifwBvrZ2X3HfUa+GSe861PZ5UPAXaJoLNy6Ptsj9OMYfwOJUEUHCn5F4Hc8IB4RE0sI7erVUppfvLReqy4giJFXoDsSKXMCu32tQJaV+Bo4Y= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742222968; c=relaxed/simple; bh=s8CehdpXkTqOO0ErPHHVLt5yyez+Ks7PrRBqfbCNRVc=; h=Date:Message-ID:From:To:Cc:Subject:In-Reply-To:References: MIME-Version:Content-Type; b=Xybe82/v5fYemLzWDFNwgOh1f7I4NelR3H/Ju7upF13Y3WYvvTj8P1eBYqyCVsdhwBhpWvWK+l+skdit60LhXE4nRAR+1O4bpqWdjNBs0k8zaGbjtSlnRAyTUgPvJ2c7p6pX9VmIFegoWugQOpEzqWqMGO07AXP2CdYerzyeEbg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=mhuPfWls; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="mhuPfWls" Received: by smtp.kernel.org (Postfix) with ESMTPSA id C92CFC4CEE3; Mon, 17 Mar 2025 14:49:27 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1742222967; bh=s8CehdpXkTqOO0ErPHHVLt5yyez+Ks7PrRBqfbCNRVc=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=mhuPfWlsqazTRYpvIDa7gC+hDui8usQNP3ZO8OPLyucvwyE0ZVVFJWHL4ywTVRv57 2Gw0LV8SGvedmVCfNXvGG7KLTPbDqjE6PHeE81IVIylmhCxUUy9G0aWyAQ0c1D25fA fh52Txl2pW84GIYvEcyAk48V/i7wefc2xxX6XKRDHVXdEiURyBX2dHpMWtuz5r9faj xiJh6vfra8WmJf51d3wZ1JSlrWN2aBlAcEQK9DIMPOopREGHudRjPcicgJ5XnJJD7A kl46n5Ta27Jp0zZo3JxLm5PO204jVJ5eaAhepGbPwaneDeX27LLpDXvfM3zVBR/axc +pXyz7bIKQwAw== Received: from sofa.misterjones.org ([185.219.108.64] helo=goblin-girl.misterjones.org) by disco-boy.misterjones.org with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.95) (envelope-from ) id 1tuBmP-00EL5V-ET; Mon, 17 Mar 2025 14:49:25 +0000 Date: Mon, 17 Mar 2025 14:49:24 +0000 Message-ID: <86y0x3n24r.wl-maz@kernel.org> From: Marc Zyngier To: kernel test robot Cc: Akihiko Odaki , Oliver Upton , Joey Gouly , Suzuki K Poulose , Zenghui Yu , Catalin Marinas , Will Deacon , Andrew Jones , oe-kbuild-all@lists.linux.dev, linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev, linux-kernel@vger.kernel.org, devel@daynix.com Subject: Re: [PATCH v5 3/5] KVM: arm64: PMU: Fix SET_ONE_REG for vPMC regs In-Reply-To: <202503172023.fzyJ3TMB-lkp@intel.com> References: <20250315-pmc-v5-3-ecee87dab216@daynix.com> <202503172023.fzyJ3TMB-lkp@intel.com> User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/29.4 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO) Precedence: bulk X-Mailing-List: kvmarm@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Content-Type: text/plain; charset=US-ASCII X-SA-Exim-Connect-IP: 185.219.108.64 X-SA-Exim-Rcpt-To: lkp@intel.com, akihiko.odaki@daynix.com, oliver.upton@linux.dev, joey.gouly@arm.com, suzuki.poulose@arm.com, yuzenghui@huawei.com, catalin.marinas@arm.com, will@kernel.org, andrew.jones@linux.dev, oe-kbuild-all@lists.linux.dev, linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev, linux-kernel@vger.kernel.org, devel@daynix.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false On Mon, 17 Mar 2025 13:02:47 +0000, kernel test robot wrote: > > Hi Akihiko, > > kernel test robot noticed the following build errors: > > [auto build test ERROR on 80e54e84911a923c40d7bee33a34c1b4be148d7a] > > url: https://github.com/intel-lab-lkp/linux/commits/Akihiko-Odaki/KVM-arm64-PMU-Set-raw-values-from-user-to-PM-C-I-NTEN-SET-CLR-PMOVS-SET-CLR/20250315-173731 > base: 80e54e84911a923c40d7bee33a34c1b4be148d7a > patch link: https://lore.kernel.org/r/20250315-pmc-v5-3-ecee87dab216%40daynix.com > patch subject: [PATCH v5 3/5] KVM: arm64: PMU: Fix SET_ONE_REG for vPMC regs > config: arm64-randconfig-r122-20250317 (https://download.01.org/0day-ci/archive/20250317/202503172023.fzyJ3TMB-lkp@intel.com/config) > compiler: aarch64-linux-gcc (GCC) 14.2.0 > reproduce: (https://download.01.org/0day-ci/archive/20250317/202503172023.fzyJ3TMB-lkp@intel.com/reproduce) > > If you fix the issue in a separate patch/commit (i.e. not just a new version of > the same patch/commit), kindly add following tags > | Reported-by: kernel test robot > | Closes: https://lore.kernel.org/oe-kbuild-all/202503172023.fzyJ3TMB-lkp@intel.com/ > > All errors (new ones prefixed by >>): > > arch/arm64/kvm/sys_regs.c: In function 'set_pmu_evcntr': > >> arch/arm64/kvm/sys_regs.c:975:9: error: implicit declaration of function 'kvm_pmu_set_counter_value_user'; did you mean 'kvm_pmu_set_counter_value'? [-Wimplicit-function-declaration] > 975 | kvm_pmu_set_counter_value_user(vcpu, idx, val); > | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ > | kvm_pmu_set_counter_value > > > vim +975 arch/arm64/kvm/sys_regs.c > > 962 > 963 static int set_pmu_evcntr(struct kvm_vcpu *vcpu, const struct sys_reg_desc *r, > 964 u64 val) > 965 { > 966 u64 idx; > 967 > 968 if (r->CRn == 9 && r->CRm == 13 && r->Op2 == 0) > 969 /* PMCCNTR_EL0 */ > 970 idx = ARMV8_PMU_CYCLE_IDX; > 971 else > 972 /* PMEVCNTRn_EL0 */ > 973 idx = ((r->CRm & 3) << 3) | (r->Op2 & 7); > 974 > > 975 kvm_pmu_set_counter_value_user(vcpu, idx, val); > 976 return 0; > 977 } > 978 > Looks like a case of missing stub definitions when CONFIG_HW_PERF_EVENTS isn't selected. M. -- Without deviation from the norm, progress is not possible.