From: gregory.clement@free-electrons.com (Gregory CLEMENT)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 0/5] ARM64: dts: marvell: armada37xx: DT fixes and enablements
Date: Mon, 03 Jul 2017 16:06:53 +0200 [thread overview]
Message-ID: <871spxvcle.fsf@free-electrons.com> (raw)
In-Reply-To: <20170701141637.24719-1-marc.zyngier@arm.com> (Marc Zyngier's message of "Sat, 1 Jul 2017 15:16:32 +0100")
Hi Marc,
On sam., juil. 01 2017, Marc Zyngier <marc.zyngier@arm.com> wrote:
> I finally got a chance to spend some time with an Armada-3720-based
> Espressobin, and immediately faced a number of issues which would make
> the system of limited use for me. Fortunately, these are pretty easy
> to fix:
>
> - The first patch (already posted a couple of weeks ago, and included
> here for completeness) fixes what is probably a copy-paste issue
> between GICv2 and GICv3-based platforms, where a cpu-mask is wrongly
> applied to PPIs.
>
> - The following two patches add missing properties that are required
> for enabling virtualisation support (GIC maintenance interrupt, MMIO
> regions for GICv2 guest compatibility). KVM now runs correctly on
> this HW.
>
> - The following patch exposes the CPUs' PMUv3, making perf work. Hey,
> for once it is wired correctly, without anything funky breaking the
> interrupt routing! Let's not miss this once in a lifetime
> opportunity!
>
> - The last patch enables the USB2 interface on the Espressobin. OK,
> not very useful, but since it works...
>
> This has been tested on -next as of this yesterday.
All applied on mvebu/dt64-for-4.14
Thanks,
Gregory
>
> M.
>
> Marc Zyngier (5):
> ARM64: dts: marvell: armada37xx: Fix timer interrupt specifiers
> ARM64: dts: marvell: armada37xx: Fix GIC maintenance interrupt
> ARM64: dts: marvell: armada37xx: Enable memory-mapped GIC CPU
> interface
> ARM64: dts: marvell: armada37xx: Wire PMUv3
> ARM64: dts: marvell: armada37xx: Enable USB2 on espressobin
>
> .../boot/dts/marvell/armada-3720-espressobin.dts | 5 +++++
> arch/arm64/boot/dts/marvell/armada-37xx.dtsi | 23 +++++++++++++---------
> 2 files changed, 19 insertions(+), 9 deletions(-)
>
> --
> 2.11.0
>
--
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com
prev parent reply other threads:[~2017-07-03 14:06 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-07-01 14:16 [PATCH 0/5] ARM64: dts: marvell: armada37xx: DT fixes and enablements Marc Zyngier
2017-07-01 14:16 ` [PATCH 1/5] ARM64: dts: marvell: armada37xx: Fix timer interrupt specifiers Marc Zyngier
2017-07-01 14:16 ` [PATCH 2/5] ARM64: dts: marvell: armada37xx: Fix GIC maintenance interrupt Marc Zyngier
2017-07-01 14:16 ` [PATCH 3/5] ARM64: dts: marvell: armada37xx: Enable memory-mapped GIC CPU interface Marc Zyngier
2017-07-01 14:16 ` [PATCH 4/5] ARM64: dts: marvell: armada37xx: Wire PMUv3 Marc Zyngier
2017-07-01 14:16 ` [PATCH 5/5] ARM64: dts: marvell: armada37xx: Enable USB2 on espressobin Marc Zyngier
2017-07-03 14:06 ` Gregory CLEMENT [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=871spxvcle.fsf@free-electrons.com \
--to=gregory.clement@free-electrons.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.