All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jani Nikula <jani.nikula@intel.com>
To: Zhenyu Wang <zhenyuw@linux.intel.com>, Daniel Vetter <daniel@ffwll.ch>
Cc: intel-gfx <intel-gfx@lists.freedesktop.org>,
	intel-gvt-dev <intel-gvt-dev@lists.freedesktop.org>
Subject: Re: [GIT PULL] GVT-g update for 4.13
Date: Fri, 16 Jun 2017 10:11:41 +0300	[thread overview]
Message-ID: <8737b0wgnm.fsf@intel.com> (raw)
In-Reply-To: <20170608093547.bjgs436e3iokrzdm@zhen-hp.sh.intel.com>

On Thu, 08 Jun 2017, Zhenyu Wang <zhenyuw@linux.intel.com> wrote:
> Hi,
>
> This is first gvt-next pull for 4.13. I'd like to send as early as
> possible, although there're still planned patches to merge, so will
> put for next pull. Details below. This is mostly for performance
> optimization and cleanups.

Pulled in to drm-intel-next-queued, thanks.

BR,
Jani.

>
> Thanks
> --
> The following changes since commit cd9f4688a3297c0df0eecc2adaae5812d3e5b997:
>
>   drm/i915: Update DRIVER_DATE to 20170529 (2017-05-29 09:00:58 +0200)
>
> are available in the git repository at:
>
>   https://github.com/01org/gvt-linux.git tags/gvt-next-2017-06-08
>
> for you to fetch changes up to 615c16a9d8649b9894592d11bc393e684b11e2ea:
>
>   drm/i915/gvt: Refine virtual reset function (2017-06-08 13:59:21 +0800)
>
> ----------------------------------------------------------------
> gvt-next-2017-06-08
>
> First gvt-next pull for 4.13:
> - optimization for per-VM mmio save/restore (Changbin)
> - optimization for mmio hash table (Changbin)
> - scheduler optimization with event (Ping)
> - vGPU reset refinement (Fred)
> - other misc refactor and cleanups, etc.
>
> ----------------------------------------------------------------
> Changbin Du (10):
>       drm/i915/gvt: rewrite the trace gvt:gvt_command using trace style approach
>       drm/i915/gvt: refactor function intel_vgpu_submit_execlist
>       drm/i915/gvt: implement per-vm mmio switching optimization
>       drm/i915/gvt: clean up the unused last_ctx_submit_time of struct intel_vgpu
>       drm/i915/gvt: Optimize MMIO register handling for some large MMIO blocks
>       drm/i915/gvt: Cleanup struct intel_gvt_mmio_info
>       drm/i915/gvt: Make mmio_attribute as type u8 to save 1.5MB memory
>       drm/i915/gvt: Make the MMIO attribute wrappers be inline
>       drm/i915/gvt: Add helper for tuning MMIO hash table
>       drm/i915/gvt: Tuning the size of MMIO hash lookup table to 2048
>
> Chuanxiao Dong (2):
>       drm/i915/gvt: Add runtime_pm get/put to proctect MMIO accessing
>       drm/i915/gvt: add gtt_invalidate API to flush the GTT TLB
>
> Nick Desaulniers (1):
>       drm/i915/gvt: remove redundant -Wall
>
> Ping Gao (2):
>       drm/i915/gvt: Support event based scheduling
>       drm/i915/gvt: Trigger scheduling after context complete
>
> Weinan Li (1):
>       drm/i915/gvt: add RING_INSTDONE and SC_INSTDONE mmio handler in GVT-g
>
> Xiong Zhang (2):
>       drm/i915/gvt: Change flood gvt dmesg into trace
>       drm/i915/gvt: Delete gvt_dbg_cmd() in cmd_parser_exec()
>
> fred gao (3):
>       drm/i915/gvt: Legacy HSW related MMIO handler clean up
>       drm/i915/gvt: Fix GDRST vreg state after reset
>       drm/i915/gvt: Refine virtual reset function
>
>  drivers/gpu/drm/i915/gvt/Makefile       |   2 +-
>  drivers/gpu/drm/i915/gvt/cmd_parser.c   |  56 +-----
>  drivers/gpu/drm/i915/gvt/execlist.c     |  56 +++---
>  drivers/gpu/drm/i915/gvt/firmware.c     |   9 +-
>  drivers/gpu/drm/i915/gvt/gtt.c          |  15 +-
>  drivers/gpu/drm/i915/gvt/gvt.c          |   6 +-
>  drivers/gpu/drm/i915/gvt/gvt.h          | 100 ++++++++++-
>  drivers/gpu/drm/i915/gvt/handlers.c     | 303 +++++++++++++++++++-------------
>  drivers/gpu/drm/i915/gvt/interrupt.c    |  20 +--
>  drivers/gpu/drm/i915/gvt/mmio.c         | 121 +++----------
>  drivers/gpu/drm/i915/gvt/mmio.h         |  44 ++---
>  drivers/gpu/drm/i915/gvt/mpt.h          |   3 +-
>  drivers/gpu/drm/i915/gvt/render.c       |  48 ++++-
>  drivers/gpu/drm/i915/gvt/render.h       |   4 +-
>  drivers/gpu/drm/i915/gvt/sched_policy.c |  27 ++-
>  drivers/gpu/drm/i915/gvt/scheduler.c    |  39 +++-
>  drivers/gpu/drm/i915/gvt/scheduler.h    |   4 +
>  drivers/gpu/drm/i915/gvt/trace.h        | 178 +++++++++++++------
>  drivers/gpu/drm/i915/gvt/vgpu.c         |   9 +-
>  19 files changed, 604 insertions(+), 440 deletions(-)

-- 
Jani Nikula, Intel Open Source Technology Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

      reply	other threads:[~2017-06-16  7:11 UTC|newest]

Thread overview: 2+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-06-08  9:35 [GIT PULL] GVT-g update for 4.13 Zhenyu Wang
2017-06-16  7:11 ` Jani Nikula [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=8737b0wgnm.fsf@intel.com \
    --to=jani.nikula@intel.com \
    --cc=daniel@ffwll.ch \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-gvt-dev@lists.freedesktop.org \
    --cc=zhenyuw@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.