All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jani Nikula <jani.nikula@linux.intel.com>
To: ville.syrjala@linux.intel.com, intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 34/71] drm/i915/chv: Implement stolen memory size detection
Date: Thu, 08 May 2014 21:19:32 +0300	[thread overview]
Message-ID: <874n102kwb.fsf@intel.com> (raw)
In-Reply-To: <1397039349-10639-35-git-send-email-ville.syrjala@linux.intel.com>

On Wed, 09 Apr 2014, ville.syrjala@linux.intel.com wrote:
> From: Damien Lespiau <damien.lespiau@intel.com>
>
> CHV uses the same bits as SNB/VLV to code the Graphics Mode Select field
> (GFX stolen memory size) with the addition of finer granularity modes:
> 4MB increments from 0x11 (8MB) to 0x1d.
>
> Values strictly above 0x1d are either reserved or not supported.
>
> v2: 4MB increments, not 8MB. 32MB has been omitted from the list of new
>     values (Ville Syrjälä)
>
> v3: Also correctly interpret GGMS (GTT Graphics Memory Size) (Ville
>     Syrjälä)
>
> v4: Don't assign a value that needs 20bits or more to a u16 (Rafael
>     Barbalho)
>

Folded to patch 14, and fixed to use INTEL_CHV_IDS,

Reviewed-by: Jani Nikula <jani.nikula@intel.com>


> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> Reviewed-by: Rafael Barbalho <rafael.barbalho@intel.com>
> Tested-by: Rafael Barbalho <rafael.barbalho@intel.com>
> Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
> ---
>  arch/x86/kernel/early-quirks.c      | 23 +++++++++++++++++++++-
>  drivers/gpu/drm/i915/i915_gem_gtt.c | 38 +++++++++++++++++++++++++++++++++++--
>  2 files changed, 58 insertions(+), 3 deletions(-)
>
> diff --git a/arch/x86/kernel/early-quirks.c b/arch/x86/kernel/early-quirks.c
> index 5758f5b..46ce15c 100644
> --- a/arch/x86/kernel/early-quirks.c
> +++ b/arch/x86/kernel/early-quirks.c
> @@ -323,6 +323,27 @@ static inline size_t gen8_stolen_size(int num, int slot, int func)
>  	return gmch_ctrl << 25; /* 32 MB units */
>  }
>  
> +static size_t __init chv_stolen_size(int num, int slot, int func)
> +{
> +	u16 gmch_ctrl;
> +
> +	gmch_ctrl = read_pci_config_16(num, slot, func, SNB_GMCH_CTRL);
> +	gmch_ctrl >>= SNB_GMCH_GMS_SHIFT;
> +	gmch_ctrl &= SNB_GMCH_GMS_MASK;
> +
> +	/*
> +	 * 0x0  to 0x10: 32MB increments starting at 0MB
> +	 * 0x11 to 0x16: 4MB increments starting at 8MB
> +	 * 0x17 to 0x1d: 4MB increments start at 36MB
> +	 */
> +	if (gmch_ctrl < 0x11)
> +		return gmch_ctrl << 25;
> +	else if (gmch_ctrl < 0x17)
> +		return (gmch_ctrl - 0x11 + 2) << 22;
> +	else
> +		return (gmch_ctrl - 0x17 + 9) << 22;
> +}
> +
>  typedef size_t (*stolen_size_fn)(int num, int slot, int func);
>  
>  static struct pci_device_id intel_stolen_ids[] __initdata = {
> @@ -348,7 +369,7 @@ static struct pci_device_id intel_stolen_ids[] __initdata = {
>  	INTEL_HSW_M_IDS(gen6_stolen_size),
>  	INTEL_BDW_M_IDS(gen8_stolen_size),
>  	INTEL_BDW_D_IDS(gen8_stolen_size),
> -	INTEL_CHV_PCI_IDS(gen8_stolen_size)
> +	INTEL_CHV_PCI_IDS(chv_stolen_size),
>  };
>  
>  static void __init intel_graphics_stolen(int num, int slot, int func)
> diff --git a/drivers/gpu/drm/i915/i915_gem_gtt.c b/drivers/gpu/drm/i915/i915_gem_gtt.c
> index ba51901..97f52fc 100644
> --- a/drivers/gpu/drm/i915/i915_gem_gtt.c
> +++ b/drivers/gpu/drm/i915/i915_gem_gtt.c
> @@ -1757,6 +1757,17 @@ static inline unsigned int gen8_get_total_gtt_size(u16 bdw_gmch_ctl)
>  	return bdw_gmch_ctl << 20;
>  }
>  
> +static inline unsigned int chv_get_total_gtt_size(u16 gmch_ctrl)
> +{
> +	gmch_ctrl >>= SNB_GMCH_GGMS_SHIFT;
> +	gmch_ctrl &= SNB_GMCH_GGMS_MASK;
> +
> +	if (gmch_ctrl)
> +		return 1 << (20 + gmch_ctrl);
> +
> +	return 0;
> +}
> +
>  static inline size_t gen6_get_stolen_size(u16 snb_gmch_ctl)
>  {
>  	snb_gmch_ctl >>= SNB_GMCH_GMS_SHIFT;
> @@ -1771,6 +1782,24 @@ static inline size_t gen8_get_stolen_size(u16 bdw_gmch_ctl)
>  	return bdw_gmch_ctl << 25; /* 32 MB units */
>  }
>  
> +static size_t chv_get_stolen_size(u16 gmch_ctrl)
> +{
> +	gmch_ctrl >>= SNB_GMCH_GMS_SHIFT;
> +	gmch_ctrl &= SNB_GMCH_GMS_MASK;
> +
> +	/*
> +	 * 0x0  to 0x10: 32MB increments starting at 0MB
> +	 * 0x11 to 0x16: 4MB increments starting at 8MB
> +	 * 0x17 to 0x1d: 4MB increments start at 36MB
> +	 */
> +	if (gmch_ctrl < 0x11)
> +		return gmch_ctrl << 25;
> +	else if (gmch_ctrl < 0x17)
> +		return (gmch_ctrl - 0x11 + 2) << 22;
> +	else
> +		return (gmch_ctrl - 0x17 + 9) << 22;
> +}
> +
>  static int ggtt_probe_common(struct drm_device *dev,
>  			     size_t gtt_size)
>  {
> @@ -1867,9 +1896,14 @@ static int gen8_gmch_probe(struct drm_device *dev,
>  
>  	pci_read_config_word(dev->pdev, SNB_GMCH_CTRL, &snb_gmch_ctl);
>  
> -	*stolen = gen8_get_stolen_size(snb_gmch_ctl);
> +	if (IS_CHERRYVIEW(dev)) {
> +		*stolen = chv_get_stolen_size(snb_gmch_ctl);
> +		gtt_size = chv_get_total_gtt_size(snb_gmch_ctl);
> +	} else {
> +		*stolen = gen8_get_stolen_size(snb_gmch_ctl);
> +		gtt_size = gen8_get_total_gtt_size(snb_gmch_ctl);
> +	}
>  
> -	gtt_size = gen8_get_total_gtt_size(snb_gmch_ctl);
>  	*gtt_total = (gtt_size / sizeof(gen8_gtt_pte_t)) << PAGE_SHIFT;
>  
>  	if (IS_CHERRYVIEW(dev))
> -- 
> 1.8.3.2
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx

-- 
Jani Nikula, Intel Open Source Technology Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2014-05-08 18:20 UTC|newest]

Thread overview: 203+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-04-09 10:27 [PATCH 00/71] drm/i915/chv: Add Cherryview support ville.syrjala
2014-04-09 10:27 ` [PATCH 01/71] drm/i915/chv: IS_BROADWELL() should not be true for Cherryview ville.syrjala
2014-05-01 13:32   ` Barbalho, Rafael
2014-04-09 10:28 ` [PATCH 02/71] drm/i915/chv: Add IS_CHERRYVIEW() macro ville.syrjala
2014-04-09 15:36   ` Daniel Vetter
2014-05-01 13:33   ` Barbalho, Rafael
2014-04-09 10:28 ` [PATCH 03/71] drm/i915/chv: PPAT setup for Cherryview ville.syrjala
2014-05-01 13:34   ` Barbalho, Rafael
2014-04-09 10:28 ` [PATCH 04/71] drm/i915/chv: Flush caches when programming page tables ville.syrjala
2014-05-06 19:16   ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 05/71] drm/i915/chv: Enable aliasing PPGTT for CHV ville.syrjala
2014-05-01 13:46   ` Barbalho, Rafael
2014-04-09 10:28 ` [PATCH 06/71] drm/i915/chv: Add PIPESTAT register bits for Cherryview ville.syrjala
2014-05-01 13:52   ` Barbalho, Rafael
2014-04-09 10:28 ` [PATCH 07/71] drm/i915/chv: Add DPFLIPSTAT " ville.syrjala
2014-05-01 13:55   ` Barbalho, Rafael
2014-05-02  8:29     ` Ville Syrjälä
2014-05-05 14:10       ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 08/71] drm/i915/chv: Add display interrupt registers " ville.syrjala
2014-05-01 14:07   ` Barbalho, Rafael
2014-04-09 10:28 ` [PATCH 09/71] drm/i915/chv: Add DPINVGTT registers defines " ville.syrjala
2014-05-01 14:07   ` Barbalho, Rafael
2014-05-02  8:35     ` [PATCH v2 " ville.syrjala
2014-05-06 19:20       ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 10/71] drm/i915/chv: Preliminary interrupt support " ville.syrjala
2014-04-09 15:45   ` Daniel Vetter
2014-04-09 17:40     ` [PATCH v9 " ville.syrjala
2014-05-08 18:24       ` Jani Nikula
2014-04-09 10:28 ` [PATCH 11/71] drm/i915/chv: Add Cherryview interrupt registers into debugfs ville.syrjala
2014-05-08 13:59   ` Jani Nikula
2014-04-09 10:28 ` [PATCH 12/71] drm/i915/chv: Initial clock gating support for Cherryview ville.syrjala
2014-05-08 14:33   ` Jani Nikula
2014-04-09 10:28 ` [PATCH 13/71] drm/i915/chv: Add Cherryview PCI IDs ville.syrjala
2014-04-09 13:33   ` Chris Wilson
2014-04-09 15:19     ` [PATCH v5 " ville.syrjala
2014-05-08 14:31       ` Jani Nikula
2014-04-09 10:28 ` [PATCH 14/71] drm/i915/chv: Add early quirk for stolen ville.syrjala
2014-05-08 14:32   ` Jani Nikula
2014-05-08 14:43     ` Ville Syrjälä
2014-05-08 15:10       ` Jani Nikula
2014-05-12 17:22         ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 15/71] drm/i915/chv: Add DDL register defines for Cherryview ville.syrjala
2014-05-08 14:40   ` Jani Nikula
2014-04-09 10:28 ` [PATCH 16/71] drm/i915/chv: Add DPIO offset for Cherryview. v3 ville.syrjala
2014-05-12 11:27   ` Imre Deak
2014-04-09 10:28 ` [PATCH 17/71] drm/i915/chv: Update Cherryview DPLL changes to support Port D. v2 ville.syrjala
2014-05-12 11:29   ` Imre Deak
2014-04-09 10:28 ` [PATCH 18/71] drm/i915/chv: Add vlv_pipe_to_channel ville.syrjala
2014-04-28 14:33   ` Imre Deak
2014-05-12 11:26   ` Imre Deak
2014-04-09 10:28 ` [PATCH 19/71] drm/i915/chv: Trigger phy common lane reset ville.syrjala
2014-04-28 14:54   ` Imre Deak
2014-05-12 17:27     ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 20/71] drm/i915/chv: find the best divisor for the target clock v4 ville.syrjala
2014-04-29 14:56   ` Imre Deak
2014-04-09 10:28 ` [PATCH 21/71] drm/i915/chv: Add update and enable pll for Cherryview ville.syrjala
2014-04-29 20:20   ` Imre Deak
2014-05-02 11:27     ` [PATCH v6 " ville.syrjala
2014-04-09 10:28 ` [PATCH 22/71] drm/i915/chv: Add phy supports " ville.syrjala
2014-04-30 12:13   ` Imre Deak
2014-05-12 17:31     ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 23/71] drm/i915/chv: Pipe select change for DP and HDMI ville.syrjala
2014-04-30 12:49   ` Imre Deak
2014-04-09 10:28 ` [PATCH 24/71] drm/i915/chv: Add DPLL state readout support ville.syrjala
2014-04-30 13:11   ` Imre Deak
2014-05-12 17:39     ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 25/71] drm/i915/chv: CHV doesn't have CRT output ville.syrjala
2014-04-09 15:55   ` Daniel Vetter
2014-04-10 17:56     ` Jani Nikula
2014-05-12 17:34       ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 26/71] drm/i915: Enable PM Interrupts for CHV/BDW Platform ville.syrjala
2014-04-09 15:56   ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 27/71] drm/i915/chv: Enable Render Standby (RC6) for Cheeryview ville.syrjala
2014-04-09 15:45   ` Imre Deak
2014-04-10 16:03   ` Chris Wilson
2014-04-10 16:51   ` Jani Nikula
2014-04-10 17:06     ` Ville Syrjälä
2014-04-13 15:31       ` Deepak S
2014-04-09 10:28 ` [PATCH 28/71] drm/i915/chv: Added CHV specific register read and write ville.syrjala
2014-04-09 13:16   ` Chris Wilson
2014-04-09 13:32     ` Ville Syrjälä
2014-04-18  0:28   ` Ben Widawsky
2014-04-18  8:12     ` Deepak S
2014-04-09 10:28 ` [PATCH 29/71] drm/i915/chv: Enable RPS (Turbo) for Cheeryview ville.syrjala
2014-04-10 17:01   ` Jani Nikula
2014-04-09 10:28 ` [PATCH 30/71] drm/i915/chv: Enable PM interrupts when we in CHV turbo initialize sequence ville.syrjala
2014-04-09 13:06   ` Chris Wilson
2014-04-09 13:15     ` Ville Syrjälä
2014-04-09 19:17     ` Deepak S
2014-04-09 22:33       ` Ben Widawsky
2014-04-10  7:00         ` Daniel Vetter
2014-04-13 15:33         ` Deepak S
2014-04-09 10:28 ` [PATCH 31/71] drm/i915/chv: Added CHV specific DDR fetch into init_clock_gating ville.syrjala
2014-04-09 10:28 ` [PATCH 32/71] drm/i915/bdw: Add BDW PM Interrupts support and BDW rps disable ville.syrjala
2014-04-09 10:28 ` [PATCH 33/71] drm/i915/chv: Fix for verifying PCBR address field ville.syrjala
2014-04-09 15:57   ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 34/71] drm/i915/chv: Implement stolen memory size detection ville.syrjala
2014-05-08 18:19   ` Jani Nikula [this message]
2014-05-08 19:19     ` [PATCH v5 34.1/71] " ville.syrjala
2014-05-08 19:19       ` [PATCH v5 34.2/71] x86/gpu: Implement stolen memory size early quirk for CHV ville.syrjala
2014-05-08 19:19       ` [PATCH 34.3/71] x86/gpu: Sprinkle const, __init and __initconst to stolen memory quirks ville.syrjala
2014-05-12 17:42         ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 35/71] drm/i915/chv: Implement WaDisablePartialInstShootdown:chv ville.syrjala
2014-04-09 10:28 ` [PATCH 36/71] drm/i915/chv: Implement WaDisableThreadStallDopClockGating:chv ville.syrjala
2014-04-09 10:28 ` [PATCH 37/71] drm/i915/chv: Implement WaVSRefCountFullforceMissDisable:chv and WaDSRefCountFullforceMissDisable:chv ville.syrjala
2014-04-09 10:28 ` [PATCH 38/71] drm/i915/chv: Implement WaDisableSemaphoreAndSyncFlipWait:chv ville.syrjala
2014-04-09 10:28 ` [PATCH 39/71] drm/i915/chv: Implement WaDisableCSUnitClockGating:chv ville.syrjala
2014-04-09 10:28 ` [PATCH 40/71] drm/i915/chv: Implement WaDisableSDEUnitClockGating:chv ville.syrjala
2014-04-09 10:28 ` [PATCH 41/71] drm/i915/chv: Add some workaround notes ville.syrjala
2014-04-25 20:43   ` Paulo Zanoni
2014-04-28 11:25     ` Ville Syrjälä
2014-04-28 11:31       ` [PATCH v2 " ville.syrjala
2014-04-28 22:05         ` Paulo Zanoni
2014-04-09 10:28 ` [PATCH 42/71] drm/i915/chv: Implement WaDisableSamplerPowerBypass for CHV ville.syrjala
2014-04-25 20:55   ` Paulo Zanoni
2014-04-28  8:23     ` Ville Syrjälä
2014-04-28 22:19       ` Paulo Zanoni
2014-05-20 13:21         ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 43/71] drm/i915/chv: Add a bunch of pre production workarounds ville.syrjala
2014-05-20 13:22   ` Damien Lespiau
2014-05-20 13:41     ` Ville Syrjälä
2014-05-20 13:59       ` Damien Lespiau
2014-04-09 10:28 ` [PATCH 44/71] drm/i915/chv: Fix for decrementing fw count in chv read/write ville.syrjala
2014-04-09 15:59   ` Daniel Vetter
2014-04-09 17:49     ` Ville Syrjälä
2014-04-09 10:28 ` [PATCH 45/71] drm/i915/chv: Streamline CHV forcewake stuff ville.syrjala
2014-04-09 16:02   ` Daniel Vetter
2014-04-09 17:47     ` Ville Syrjälä
2014-04-09 18:38       ` Deepak S
2014-04-09 10:28 ` [PATCH 46/71] drm/i915/chv: CHV doesn't need WaRsForcewakeWaitTC0 ville.syrjala
2014-04-09 10:28 ` [PATCH 47/71] drm/i915/chv: Skip gen6_gt_check_fifodbg() on CHV ville.syrjala
2014-04-09 10:28 ` [PATCH 48/71] drm/i915/chv: Add plane C support ville.syrjala
2014-04-09 16:01   ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 49/71] drm/i915/chv: Add CHV display support ville.syrjala
2014-04-10 16:52   ` Jani Nikula
2014-04-28 11:00     ` [PATCH v2 " ville.syrjala
2014-05-20 13:22       ` Daniel Vetter
2014-04-15 15:56   ` [PATCH " Imre Deak
2014-04-09 10:28 ` [PATCH 50/71] drm/i915/chv: Clarify VLV/CHV PIPESTAT bits a bit more ville.syrjala
2014-04-09 10:28 ` [PATCH 51/71] drm/i915/chv: Use valleyview_pipestat_irq_handler() for CHV ville.syrjala
2014-05-20 13:28   ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 52/71] drm/i915/chv: Make CHV irq handler loop until all interrupts are consumed ville.syrjala
2014-04-09 16:05   ` Daniel Vetter
2014-04-09 16:51     ` Ville Syrjälä
2014-05-20 13:30   ` Daniel Vetter
2014-04-09 10:28 ` [PATCH 53/71] drm/i915/chv: Configure crtc_mask correctly for CHV ville.syrjala
2014-04-09 16:06   ` Daniel Vetter
2014-04-10 16:54   ` Jani Nikula
2014-04-28 11:07     ` [PATCH v2 " ville.syrjala
2014-04-09 10:28 ` [PATCH 54/71] drm/i915/chv: Fix gmbus for port D ville.syrjala
2014-04-09 10:28 ` [PATCH 55/71] drm/i915/chv: Add cursor pipe offsets ville.syrjala
2014-04-09 10:28 ` [PATCH 56/71] drm/i915/chv: Bump num_pipes to 3 ville.syrjala
2014-04-09 10:28 ` [PATCH 57/71] drm/i915/chv: Fix PORT_TO_PIPE for CHV ville.syrjala
2014-04-09 10:28 ` [PATCH 58/71] drm/i915/chv: Register port D encoders and connectors ville.syrjala
2014-04-25 10:09   ` Antti Koskipää
2014-04-09 10:28 ` [PATCH 59/71] drm/i915/chv: Fix CHV PLL state tracking ville.syrjala
2014-04-25 12:01   ` Mika Kuoppala
2014-04-09 10:28 ` [PATCH 60/71] drm/i915/chv: Move data lane deassert to encoder pre_enable ville.syrjala
2014-04-09 10:28 ` [PATCH 61/71] drm/i915/chv: Turn off dclkp after the PLL has been disabled ville.syrjala
2014-04-09 10:29 ` [PATCH 62/71] drm/i915/chv: Reset data lanes in encoder .post_disable() hook ville.syrjala
2014-04-09 10:29 ` [PATCH 63/71] drm/i915/chv: Set soft reset override bit for data lane resets ville.syrjala
2014-04-28 11:15   ` [PATCH v2 " ville.syrjala
2014-04-09 10:29 ` [PATCH 64/71] drm/i915/chv: Don't use PCS group access reads ville.syrjala
2014-04-09 16:18   ` Daniel Vetter
2014-04-09 16:56     ` Ville Syrjälä
2014-05-20 13:50       ` Daniel Vetter
2014-05-20 14:11         ` Ville Syrjälä
2014-05-20 14:17           ` Daniel Vetter
2014-04-25 15:15   ` Mika Kuoppala
2014-04-09 10:29 ` [PATCH 65/71] drm/i915/chv: Don't do group access reads from TX lanes either ville.syrjala
2014-04-09 10:29 ` [PATCH 66/71] drm/i915/chv: Use RMW to toggle swing calc init ville.syrjala
2014-04-09 16:20   ` Daniel Vetter
2014-04-28 14:47   ` Mika Kuoppala
2014-04-09 10:29 ` [PATCH 67/71] drm/i915/chv: Try to program the PHY used clock channel overrides ville.syrjala
2014-05-27 12:46   ` Mika Kuoppala
2014-05-27 13:08     ` Mika Kuoppala
2014-05-27 13:41   ` Mika Kuoppala
2014-04-09 10:29 ` [PATCH 68/71] drm/i915/chv: Force clock buffer enables ville.syrjala
2014-05-27 13:30   ` [PATCH v2 " ville.syrjala
2014-05-27 13:41     ` Mika Kuoppala
2014-04-09 10:29 ` [PATCH 69/71] drm/i915/chv: Force PHY clock buffers off after PLL disable ville.syrjala
2014-05-27 13:32   ` [PATCH v2 " ville.syrjala
2014-05-27 13:42     ` Mika Kuoppala
2014-04-09 10:29 ` [PATCH 70/71] drm/i915: Don't use pipe_offset stuff for DPLL registers ville.syrjala
2014-04-09 19:18   ` Damien Lespiau
2014-05-27 17:02     ` Daniel Vetter
2014-04-09 10:29 ` [PATCH 71/71] drm/i915/chv: Handle video DIP registers on CHV ville.syrjala
2014-04-09 18:41   ` Damien Lespiau
2014-04-09 13:25 ` [PATCH 00/71] drm/i915/chv: Add Cherryview support Ville Syrjälä
2014-04-09 14:30   ` S, Deepak
2014-04-09 15:05     ` Ville Syrjälä
2014-04-09 16:27       ` S, Deepak
2014-04-09 16:53       ` Daniel Vetter
2014-04-09 19:12         ` S, Deepak
2014-04-09 20:00           ` Daniel Vetter
2014-04-10  4:01             ` S, Deepak
2014-04-10 12:59               ` Ville Syrjälä
2014-04-10 13:41                 ` Jani Nikula
2014-04-10 14:04                   ` Ville Syrjälä
2014-04-15 15:49                     ` S, Deepak
2014-04-15 16:16                       ` Ville Syrjälä
2014-04-15 17:10                         ` S, Deepak
2014-04-10 11:08   ` Ville Syrjälä

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=874n102kwb.fsf@intel.com \
    --to=jani.nikula@linux.intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=ville.syrjala@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.