From: "Alex Bennée" <alex.bennee@linaro.org>
To: Richard Henderson <richard.henderson@linaro.org>
Cc: peter.maydell@linaro.org, qemu-devel@nongnu.org
Subject: Re: [PATCH v6 00/41] target/arm: Implement ARMv8.1-VHE
Date: Mon, 03 Feb 2020 17:51:48 +0000 [thread overview]
Message-ID: <878slja79n.fsf@linaro.org> (raw)
In-Reply-To: <20200201192916.31796-1-richard.henderson@linaro.org>
Richard Henderson <richard.henderson@linaro.org> writes:
> Version 6 moves vhe_reginfo[] to file scope, and one tweak
> to the vhe register access masking that Peter asked for.
>
> All patches now have reviews.
I was re-testing and I was able to boot my guest Image+buildroot.
However the busybox crashes after login so I'm unable to do stuff in the
guests userspace. I seem to recall we saw this last time but I can't
remember what the problem was.
>
>
> r~
>
>
> Alex Bennée (1):
> target/arm: check TGE and E2H flags for EL0 pauth traps
>
> Richard Henderson (40):
> target/arm: Define isar_feature_aa64_vh
> target/arm: Enable HCR_E2H for VHE
> target/arm: Add CONTEXTIDR_EL2
> target/arm: Add TTBR1_EL2
> target/arm: Update CNTVCT_EL0 for VHE
> target/arm: Split out vae1_tlbmask
> target/arm: Split out alle1_tlbmask
> target/arm: Simplify tlb_force_broadcast alternatives
> target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_*
> target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2
> target/arm: Rename ARMMMUIdx_S1NSE* to ARMMMUIdx_Stage1_E*
> target/arm: Rename ARMMMUIdx_S1SE[01] to ARMMMUIdx_SE10_[01]
> target/arm: Rename ARMMMUIdx*_S1E3 to ARMMMUIdx*_SE3
> target/arm: Rename ARMMMUIdx_S1E2 to ARMMMUIdx_E2
> target/arm: Recover 4 bits from TBFLAGs
> target/arm: Expand TBFLAG_ANY.MMUIDX to 4 bits
> target/arm: Rearrange ARMMMUIdxBit
> target/arm: Tidy ARMMMUIdx m-profile definitions
> target/arm: Reorganize ARMMMUIdx
> target/arm: Add regime_has_2_ranges
> target/arm: Update arm_mmu_idx for VHE
> target/arm: Update arm_sctlr for VHE
> target/arm: Update aa64_zva_access for EL2
> target/arm: Update ctr_el0_access for EL2
> target/arm: Add the hypervisor virtual counter
> target/arm: Update timer access for VHE
> target/arm: Update define_one_arm_cp_reg_with_opaque for VHE
> target/arm: Add VHE system register redirection and aliasing
> target/arm: Add VHE timer register redirection and aliasing
> target/arm: Flush tlb for ASID changes in EL2&0 translation regime
> target/arm: Flush tlbs for E2&0 translation regime
> target/arm: Update arm_phys_excp_target_el for TGE
> target/arm: Update {fp,sve}_exception_el for VHE
> target/arm: Update get_a64_user_mem_index for VHE
> target/arm: Update arm_cpu_do_interrupt_aarch64 for VHE
> target/arm: Enable ARMv8.1-VHE in -cpu max
> target/arm: Move arm_excp_unmasked to cpu.c
> target/arm: Pass more cpu state to arm_excp_unmasked
> target/arm: Use bool for unmasked in arm_excp_unmasked
> target/arm: Raise only one interrupt in arm_cpu_exec_interrupt
>
> target/arm/cpu-param.h | 2 +-
> target/arm/cpu-qom.h | 1 +
> target/arm/cpu.h | 423 +++++--------
> target/arm/internals.h | 73 ++-
> target/arm/translate.h | 4 +-
> target/arm/cpu.c | 162 ++++-
> target/arm/cpu64.c | 1 +
> target/arm/debug_helper.c | 50 +-
> target/arm/helper-a64.c | 2 +-
> target/arm/helper.c | 1220 +++++++++++++++++++++++++++---------
> target/arm/pauth_helper.c | 14 +-
> target/arm/translate-a64.c | 47 +-
> target/arm/translate.c | 74 ++-
> 13 files changed, 1392 insertions(+), 681 deletions(-)
--
Alex Bennée
next prev parent reply other threads:[~2020-02-03 17:52 UTC|newest]
Thread overview: 49+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-02-01 19:28 [PATCH v6 00/41] target/arm: Implement ARMv8.1-VHE Richard Henderson
2020-02-01 19:28 ` [PATCH v6 01/41] target/arm: Define isar_feature_aa64_vh Richard Henderson
2020-02-01 19:28 ` [PATCH v6 02/41] target/arm: Enable HCR_E2H for VHE Richard Henderson
2020-02-01 19:28 ` [PATCH v6 03/41] target/arm: Add CONTEXTIDR_EL2 Richard Henderson
2020-02-01 19:28 ` [PATCH v6 04/41] target/arm: Add TTBR1_EL2 Richard Henderson
2020-02-01 19:28 ` [PATCH v6 05/41] target/arm: Update CNTVCT_EL0 for VHE Richard Henderson
2020-02-01 19:28 ` [PATCH v6 06/41] target/arm: Split out vae1_tlbmask Richard Henderson
2020-02-01 19:28 ` [PATCH v6 07/41] target/arm: Split out alle1_tlbmask Richard Henderson
2020-02-01 19:28 ` [PATCH v6 08/41] target/arm: Simplify tlb_force_broadcast alternatives Richard Henderson
2020-02-01 19:28 ` [PATCH v6 09/41] target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_* Richard Henderson
2020-02-01 19:28 ` [PATCH v6 10/41] target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2 Richard Henderson
2020-02-01 19:28 ` [PATCH v6 11/41] target/arm: Rename ARMMMUIdx_S1NSE* to ARMMMUIdx_Stage1_E* Richard Henderson
2020-02-01 19:28 ` [PATCH v6 12/41] target/arm: Rename ARMMMUIdx_S1SE[01] to ARMMMUIdx_SE10_[01] Richard Henderson
2020-02-01 19:28 ` [PATCH v6 13/41] target/arm: Rename ARMMMUIdx*_S1E3 to ARMMMUIdx*_SE3 Richard Henderson
2020-02-01 19:28 ` [PATCH v6 14/41] target/arm: Rename ARMMMUIdx_S1E2 to ARMMMUIdx_E2 Richard Henderson
2020-02-01 19:28 ` [PATCH v6 15/41] target/arm: Recover 4 bits from TBFLAGs Richard Henderson
2020-02-01 19:28 ` [PATCH v6 16/41] target/arm: Expand TBFLAG_ANY.MMUIDX to 4 bits Richard Henderson
2020-02-01 19:28 ` [PATCH v6 17/41] target/arm: Rearrange ARMMMUIdxBit Richard Henderson
2020-02-01 19:28 ` [PATCH v6 18/41] target/arm: Tidy ARMMMUIdx m-profile definitions Richard Henderson
2020-02-01 19:28 ` [PATCH v6 19/41] target/arm: Reorganize ARMMMUIdx Richard Henderson
2020-02-01 19:28 ` [PATCH v6 20/41] target/arm: Add regime_has_2_ranges Richard Henderson
2020-02-01 19:28 ` [PATCH v6 21/41] target/arm: Update arm_mmu_idx for VHE Richard Henderson
2020-02-01 19:28 ` [PATCH v6 22/41] target/arm: Update arm_sctlr " Richard Henderson
2020-02-01 19:28 ` [PATCH v6 23/41] target/arm: Update aa64_zva_access for EL2 Richard Henderson
2020-02-01 19:28 ` [PATCH v6 24/41] target/arm: Update ctr_el0_access " Richard Henderson
2020-02-01 19:29 ` [PATCH v6 25/41] target/arm: Add the hypervisor virtual counter Richard Henderson
2020-02-01 19:29 ` [PATCH v6 26/41] target/arm: Update timer access for VHE Richard Henderson
2020-02-01 19:29 ` [PATCH v6 27/41] target/arm: Update define_one_arm_cp_reg_with_opaque " Richard Henderson
2020-02-01 19:29 ` [PATCH v6 28/41] target/arm: Add VHE system register redirection and aliasing Richard Henderson
2020-02-01 19:29 ` [PATCH v6 29/41] target/arm: Add VHE timer " Richard Henderson
2020-02-01 19:29 ` [PATCH v6 30/41] target/arm: Flush tlb for ASID changes in EL2&0 translation regime Richard Henderson
2020-02-03 11:36 ` Peter Maydell
2020-02-03 11:49 ` Peter Maydell
2020-02-04 13:58 ` Richard Henderson
2020-02-01 19:29 ` [PATCH v6 31/41] target/arm: Flush tlbs for E2&0 " Richard Henderson
2020-02-03 11:30 ` Peter Maydell
2020-02-01 19:29 ` [PATCH v6 32/41] target/arm: Update arm_phys_excp_target_el for TGE Richard Henderson
2020-02-01 19:29 ` [PATCH v6 33/41] target/arm: Update {fp,sve}_exception_el for VHE Richard Henderson
2020-02-01 19:29 ` [PATCH v6 34/41] target/arm: check TGE and E2H flags for EL0 pauth traps Richard Henderson
2020-02-01 19:29 ` [PATCH v6 35/41] target/arm: Update get_a64_user_mem_index for VHE Richard Henderson
2020-02-01 19:29 ` [PATCH v6 36/41] target/arm: Update arm_cpu_do_interrupt_aarch64 " Richard Henderson
2020-02-01 19:29 ` [PATCH v6 37/41] target/arm: Enable ARMv8.1-VHE in -cpu max Richard Henderson
2020-02-01 19:29 ` [PATCH v6 38/41] target/arm: Move arm_excp_unmasked to cpu.c Richard Henderson
2020-02-01 19:29 ` [PATCH v6 39/41] target/arm: Pass more cpu state to arm_excp_unmasked Richard Henderson
2020-02-01 19:29 ` [PATCH v6 40/41] target/arm: Use bool for unmasked in arm_excp_unmasked Richard Henderson
2020-02-01 19:29 ` [PATCH v6 41/41] target/arm: Raise only one interrupt in arm_cpu_exec_interrupt Richard Henderson
2020-02-03 17:51 ` Alex Bennée [this message]
2020-02-04 14:08 ` [PATCH v6 00/41] target/arm: Implement ARMv8.1-VHE Richard Henderson
2020-02-06 10:44 ` Alex Bennée
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=878slja79n.fsf@linaro.org \
--to=alex.bennee@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.