From: Jani Nikula <jani.nikula@linux.intel.com>
To: Ville Syrjala <ville.syrjala@linux.intel.com>,
intel-gfx@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH 01/14] drm/i915/icl: Do panel power on + reset deassert earlier on icl+
Date: Wed, 03 May 2023 11:48:58 +0300 [thread overview]
Message-ID: <87a5yl241x.fsf@intel.com> (raw)
In-Reply-To: <20230425105450.18441-2-ville.syrjala@linux.intel.com>
On Tue, 25 Apr 2023, Ville Syrjala <ville.syrjala@linux.intel.com> wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> Looks like we're trying to talk to the DSI panel even before turning
> it on, on icl+. Bspec doesn't actually specify when these should be
> done, but certainly we need to turn the panel on at least before
> talking to it. So let's move the power on + reset deassert steps to
> be the first thing we do. This is also what Windows does.
>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Needs a rebase on c8c2969bfcba ("drm/i915/dsi: Use unconditional
msleep() instead of intel_dsi_msleep()") but otherwise,
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
> ---
> drivers/gpu/drm/i915/display/icl_dsi.c | 10 ++++++----
> 1 file changed, 6 insertions(+), 4 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/icl_dsi.c b/drivers/gpu/drm/i915/display/icl_dsi.c
> index ad78148e0788..d424d30a01e8 100644
> --- a/drivers/gpu/drm/i915/display/icl_dsi.c
> +++ b/drivers/gpu/drm/i915/display/icl_dsi.c
> @@ -1138,10 +1138,6 @@ static void gen11_dsi_powerup_panel(struct intel_encoder *encoder)
> "error setting max return pkt size%d\n", tmp);
> }
>
> - /* panel power on related mipi dsi vbt sequences */
> - intel_dsi_vbt_exec_sequence(intel_dsi, MIPI_SEQ_POWER_ON);
> - intel_dsi_msleep(intel_dsi, intel_dsi->panel_on_delay);
> - intel_dsi_vbt_exec_sequence(intel_dsi, MIPI_SEQ_DEASSERT_RESET);
> intel_dsi_vbt_exec_sequence(intel_dsi, MIPI_SEQ_INIT_OTP);
> intel_dsi_vbt_exec_sequence(intel_dsi, MIPI_SEQ_DISPLAY_ON);
>
> @@ -1154,6 +1150,12 @@ static void gen11_dsi_pre_pll_enable(struct intel_atomic_state *state,
> const struct intel_crtc_state *crtc_state,
> const struct drm_connector_state *conn_state)
> {
> + struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);
> +
> + intel_dsi_vbt_exec_sequence(intel_dsi, MIPI_SEQ_POWER_ON);
> + intel_dsi_msleep(intel_dsi, intel_dsi->panel_on_delay);
> + intel_dsi_vbt_exec_sequence(intel_dsi, MIPI_SEQ_DEASSERT_RESET);
> +
> /* step2: enable IO power */
> gen11_dsi_enable_io_power(encoder);
--
Jani Nikula, Intel Open Source Graphics Center
next prev parent reply other threads:[~2023-05-03 8:49 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-25 10:54 [Intel-gfx] [PATCH 00/14] drm/i915/dsi: ICL+ DSI modeset sequence fixes Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 01/14] drm/i915/icl: Do panel power on + reset deassert earlier on icl+ Ville Syrjala
2023-05-03 8:48 ` Jani Nikula [this message]
2023-04-25 10:54 ` [Intel-gfx] [PATCH 02/14] drm/i915/dsi: Do display on sequence later " Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 03/14] drm/i915/dsi: Always do panel power up delay " Ville Syrjala
2023-05-03 8:49 ` Jani Nikula
2023-04-25 10:54 ` [Intel-gfx] [PATCH 04/14] drm/i915/dsi: Print the VBT MIPI sequence delay duration Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 05/14] drm/i915/dsi: Split icl+ D-PHY vs. DSI timing steps Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 06/14] drm/i915/dsi: Gate DSI clocks earlier Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 07/14] drm/i915/dsi: Respect power cycle delay on icl+ Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 08/14] drm/i915/dsi: Implement encoder->shutdown() for icl+ Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 09/14] drm/i915/dsi: Move most things from .enable() into .post_disable() Ville Syrjala
2023-05-03 8:52 ` Jani Nikula
2023-04-25 10:54 ` [Intel-gfx] [PATCH 10/14] drm/i915/dsi: Do DSC/scaler disable earlier on icl+ Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 11/14] drm/i915/dsi: Respect power_off_delay " Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 12/14] drm/i915/dsi: Move panel reset+power off to be the last thing Ville Syrjala
2023-05-03 8:53 ` Jani Nikula
2023-04-25 10:54 ` [Intel-gfx] [PATCH 13/14] drm/i915/dsi: Grab the crtc from the customary place Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 14/14] drm/i915/dsi: Remove weird has_pch_encoder asserts Ville Syrjala
2023-04-25 11:45 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915/dsi: ICL+ DSI modeset sequence fixes Patchwork
2023-04-25 11:58 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2023-04-25 16:57 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2023-05-03 8:59 ` [Intel-gfx] [PATCH 00/14] " Jani Nikula
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87a5yl241x.fsf@intel.com \
--to=jani.nikula@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.