From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: From: Gregory CLEMENT To: Chris Packham Cc: linux-arm-kernel@lists.infradead.org, Rob Herring , Mark Rutland , Michael Turquette , Stephen Boyd , Jason Cooper , Andrew Lunn , Sebastian Hesselbarth , Russell King , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, netdev@vger.kernel.org Subject: Re: [PATCH v2 0/6] Updates for Marvell Switch SoCs References: <20170216085041.28337-1-chris.packham@alliedtelesis.co.nz> Date: Tue, 07 Mar 2017 18:10:12 +0100 In-Reply-To: <20170216085041.28337-1-chris.packham@alliedtelesis.co.nz> (Chris Packham's message of "Thu, 16 Feb 2017 21:50:34 +1300") Message-ID: <87bmtdovwr.fsf@free-electrons.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 List-ID: Hi Chris, =20 On jeu., f=C3=A9vr. 16 2017, Chris Packham wrote: > Shortly after I posted my last series I got access to a more recent > Marvell SDK which had some device tree support for the switch SoCs I'd > been wanting. It was still based on an older kernel but it was a huge > improvement over what came before. > > Patch 1/6 is a typo I noticed after my initial series was applied. > > Patch 2/6 is a bit of a cleanup. I did initially struggle with how to > access individual parts of the DFX block as well as retaining a handle on > the entire thing for the switch driver to use. > > Patch 3/6 is a re-jig of the dtsi files which is needed by 5/6. This is > required because I need to use the coreclk label on a different node. It > also means I don't have to disable nodes for blocks that only exist on > the Armada-XP. > > Patch 4/6, 5/6 are split from the previous versions. > > Patch 6/6 is the device tree portion of a change already in clk-next. I applied patches 2, 3 and 6 on mvebu/dt with the acked-by from Rob when he gave it. Patch 1 is already part of 4.11-rc1. For patch 4 and 5 I understand that either we don't need it or it should be a updated version so I skipped them. Thanks, Gregory > > Chris Packham (6): > ARM: dts: Fix typo in armada-xp-98dx4251 > Changes in v2 > - new > Changes in v3: > - none > ARM: dts: armada-xp-98dx3236: combine dfx server nodes > Changes in v2: > - none > Changes in v3: > - none > ARM: dts: Use armada-370-xp as a base for armada-xp-98dx3236 > Changes in v2: > - Update root compatible strings in armada-xp-98dx3336.dtsi, > armada-xp-98dx4251.dtsi, armada-xp-db-dxbc2.dts and > armada-xp-db-xc3-24g4xg.dts > Changes in v3: > - none > ARM: dts: mvebu: Add binding for mv98dx3236-soc-id > Changes in v3: > - new, split from driver > ARM: mvebu: Add driver for mv98dx3236-soc-id > Changes in v2: > - none > Changes in v3: > - split from dts changes > ARM: dts: mvebu: Move mv98dx3236 clock bindings > Changes in v2: > - New. Split out from "clk: mvebu: Expand mv98dx3236-core-clock suppo= rt" > Changes in v3: > - Clarify why the old location was wrong (but worked). > > > .../bindings/arm/marvell/mv98dx3236-soc-id.txt | 14 ++ > .../devicetree/bindings/clock/mvebu-core-clock.txt | 7 + > .../bindings/clock/mvebu-gated-clock.txt | 11 ++ > .../devicetree/bindings/net/marvell,prestera.txt | 13 +- > arch/arm/boot/dts/armada-xp-98dx3236.dtsi | 213 +++++++++++++++= +----- > arch/arm/boot/dts/armada-xp-98dx3336.dtsi | 2 +- > arch/arm/boot/dts/armada-xp-98dx4251.dtsi | 2 +- > arch/arm/boot/dts/armada-xp-db-dxbc2.dts | 2 +- > arch/arm/boot/dts/armada-xp-db-xc3-24g4xg.dts | 2 +- > arch/arm/mach-mvebu/mvebu-soc-id.c | 43 ++++- > 10 files changed, 242 insertions(+), 67 deletions(-) > create mode 100644 Documentation/devicetree/bindings/arm/marvell/mv98dx3= 236-soc-id.txt > > --=20 > 2.11.0.24.ge6920cf --=20 Gregory Clement, Free Electrons Kernel, drivers, real-time and embedded Linux development, consulting, training and support. http://free-electrons.com From mboxrd@z Thu Jan 1 00:00:00 1970 From: gregory.clement@free-electrons.com (Gregory CLEMENT) Date: Tue, 07 Mar 2017 18:10:12 +0100 Subject: [PATCH v2 0/6] Updates for Marvell Switch SoCs In-Reply-To: <20170216085041.28337-1-chris.packham@alliedtelesis.co.nz> (Chris Packham's message of "Thu, 16 Feb 2017 21:50:34 +1300") References: <20170216085041.28337-1-chris.packham@alliedtelesis.co.nz> Message-ID: <87bmtdovwr.fsf@free-electrons.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Hi Chris, On jeu., f?vr. 16 2017, Chris Packham wrote: > Shortly after I posted my last series I got access to a more recent > Marvell SDK which had some device tree support for the switch SoCs I'd > been wanting. It was still based on an older kernel but it was a huge > improvement over what came before. > > Patch 1/6 is a typo I noticed after my initial series was applied. > > Patch 2/6 is a bit of a cleanup. I did initially struggle with how to > access individual parts of the DFX block as well as retaining a handle on > the entire thing for the switch driver to use. > > Patch 3/6 is a re-jig of the dtsi files which is needed by 5/6. This is > required because I need to use the coreclk label on a different node. It > also means I don't have to disable nodes for blocks that only exist on > the Armada-XP. > > Patch 4/6, 5/6 are split from the previous versions. > > Patch 6/6 is the device tree portion of a change already in clk-next. I applied patches 2, 3 and 6 on mvebu/dt with the acked-by from Rob when he gave it. Patch 1 is already part of 4.11-rc1. For patch 4 and 5 I understand that either we don't need it or it should be a updated version so I skipped them. Thanks, Gregory > > Chris Packham (6): > ARM: dts: Fix typo in armada-xp-98dx4251 > Changes in v2 > - new > Changes in v3: > - none > ARM: dts: armada-xp-98dx3236: combine dfx server nodes > Changes in v2: > - none > Changes in v3: > - none > ARM: dts: Use armada-370-xp as a base for armada-xp-98dx3236 > Changes in v2: > - Update root compatible strings in armada-xp-98dx3336.dtsi, > armada-xp-98dx4251.dtsi, armada-xp-db-dxbc2.dts and > armada-xp-db-xc3-24g4xg.dts > Changes in v3: > - none > ARM: dts: mvebu: Add binding for mv98dx3236-soc-id > Changes in v3: > - new, split from driver > ARM: mvebu: Add driver for mv98dx3236-soc-id > Changes in v2: > - none > Changes in v3: > - split from dts changes > ARM: dts: mvebu: Move mv98dx3236 clock bindings > Changes in v2: > - New. Split out from "clk: mvebu: Expand mv98dx3236-core-clock support" > Changes in v3: > - Clarify why the old location was wrong (but worked). > > > .../bindings/arm/marvell/mv98dx3236-soc-id.txt | 14 ++ > .../devicetree/bindings/clock/mvebu-core-clock.txt | 7 + > .../bindings/clock/mvebu-gated-clock.txt | 11 ++ > .../devicetree/bindings/net/marvell,prestera.txt | 13 +- > arch/arm/boot/dts/armada-xp-98dx3236.dtsi | 213 ++++++++++++++++----- > arch/arm/boot/dts/armada-xp-98dx3336.dtsi | 2 +- > arch/arm/boot/dts/armada-xp-98dx4251.dtsi | 2 +- > arch/arm/boot/dts/armada-xp-db-dxbc2.dts | 2 +- > arch/arm/boot/dts/armada-xp-db-xc3-24g4xg.dts | 2 +- > arch/arm/mach-mvebu/mvebu-soc-id.c | 43 ++++- > 10 files changed, 242 insertions(+), 67 deletions(-) > create mode 100644 Documentation/devicetree/bindings/arm/marvell/mv98dx3236-soc-id.txt > > -- > 2.11.0.24.ge6920cf -- Gregory Clement, Free Electrons Kernel, drivers, real-time and embedded Linux development, consulting, training and support. http://free-electrons.com From mboxrd@z Thu Jan 1 00:00:00 1970 From: Gregory CLEMENT Subject: Re: [PATCH v2 0/6] Updates for Marvell Switch SoCs Date: Tue, 07 Mar 2017 18:10:12 +0100 Message-ID: <87bmtdovwr.fsf@free-electrons.com> References: <20170216085041.28337-1-chris.packham@alliedtelesis.co.nz> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <20170216085041.28337-1-chris.packham@alliedtelesis.co.nz> (Chris Packham's message of "Thu, 16 Feb 2017 21:50:34 +1300") List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=m.gmane.org@lists.infradead.org To: Chris Packham Cc: Mark Rutland , Andrew Lunn , Jason Cooper , devicetree@vger.kernel.org, netdev@vger.kernel.org, Michael Turquette , Stephen Boyd , Russell King , linux-kernel@vger.kernel.org, Rob Herring , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Sebastian Hesselbarth List-Id: devicetree@vger.kernel.org SGkgQ2hyaXMsCiAKIE9uIGpldS4sIGbDqXZyLiAxNiAyMDE3LCBDaHJpcyBQYWNraGFtIDxjaHJp cy5wYWNraGFtQGFsbGllZHRlbGVzaXMuY28ubno+IHdyb3RlOgoKPiBTaG9ydGx5IGFmdGVyIEkg cG9zdGVkIG15IGxhc3Qgc2VyaWVzIEkgZ290IGFjY2VzcyB0byBhIG1vcmUgcmVjZW50Cj4gTWFy dmVsbCBTREsgd2hpY2ggaGFkIHNvbWUgZGV2aWNlIHRyZWUgc3VwcG9ydCBmb3IgdGhlIHN3aXRj aCBTb0NzIEknZAo+IGJlZW4gd2FudGluZy4gSXQgd2FzIHN0aWxsIGJhc2VkIG9uIGFuIG9sZGVy IGtlcm5lbCBidXQgaXQgd2FzIGEgaHVnZQo+IGltcHJvdmVtZW50IG92ZXIgd2hhdCBjYW1lIGJl Zm9yZS4KPgo+IFBhdGNoIDEvNiBpcyBhIHR5cG8gSSBub3RpY2VkIGFmdGVyIG15IGluaXRpYWwg c2VyaWVzIHdhcyBhcHBsaWVkLgo+Cj4gUGF0Y2ggMi82IGlzIGEgYml0IG9mIGEgY2xlYW51cC4g SSBkaWQgaW5pdGlhbGx5IHN0cnVnZ2xlIHdpdGggaG93IHRvCj4gYWNjZXNzIGluZGl2aWR1YWwg cGFydHMgb2YgdGhlIERGWCBibG9jayBhcyB3ZWxsIGFzIHJldGFpbmluZyBhIGhhbmRsZSBvbgo+ IHRoZSBlbnRpcmUgdGhpbmcgZm9yIHRoZSBzd2l0Y2ggZHJpdmVyIHRvIHVzZS4KPgo+IFBhdGNo IDMvNiBpcyBhIHJlLWppZyBvZiB0aGUgZHRzaSBmaWxlcyB3aGljaCBpcyBuZWVkZWQgYnkgNS82 LiBUaGlzIGlzCj4gcmVxdWlyZWQgYmVjYXVzZSBJIG5lZWQgdG8gdXNlIHRoZSBjb3JlY2xrIGxh YmVsIG9uIGEgZGlmZmVyZW50IG5vZGUuIEl0Cj4gYWxzbyBtZWFucyBJIGRvbid0IGhhdmUgdG8g ZGlzYWJsZSBub2RlcyBmb3IgYmxvY2tzIHRoYXQgb25seSBleGlzdCBvbgo+IHRoZSBBcm1hZGEt WFAuCj4KPiBQYXRjaCA0LzYsIDUvNiBhcmUgc3BsaXQgZnJvbSB0aGUgcHJldmlvdXMgdmVyc2lv bnMuCj4KPiBQYXRjaCA2LzYgaXMgdGhlIGRldmljZSB0cmVlIHBvcnRpb24gb2YgYSBjaGFuZ2Ug YWxyZWFkeSBpbiBjbGstbmV4dC4KCgpJIGFwcGxpZWQgcGF0Y2hlcyAyLCAzIGFuZCA2IG9uIG12 ZWJ1L2R0IHdpdGggdGhlIGFja2VkLWJ5IGZyb20gUm9iIHdoZW4KaGUgZ2F2ZSBpdC4KClBhdGNo IDEgaXMgYWxyZWFkeSBwYXJ0IG9mIDQuMTEtcmMxLgoKRm9yIHBhdGNoIDQgYW5kIDUgSSB1bmRl cnN0YW5kIHRoYXQgZWl0aGVyIHdlIGRvbid0IG5lZWQgaXQgb3IgaXQgc2hvdWxkCmJlIGEgdXBk YXRlZCB2ZXJzaW9uIHNvIEkgc2tpcHBlZCB0aGVtLgoKVGhhbmtzLAoKR3JlZ29yeQoKPgo+IENo cmlzIFBhY2toYW0gKDYpOgo+ICAgQVJNOiBkdHM6IEZpeCB0eXBvIGluIGFybWFkYS14cC05OGR4 NDI1MQo+ICAgICBDaGFuZ2VzIGluIHYyCj4gICAgIC0gbmV3Cj4gICAgIENoYW5nZXMgaW4gdjM6 Cj4gICAgIC0gbm9uZQo+ICAgQVJNOiBkdHM6IGFybWFkYS14cC05OGR4MzIzNjogY29tYmluZSBk Znggc2VydmVyIG5vZGVzCj4gICAgIENoYW5nZXMgaW4gdjI6Cj4gICAgIC0gbm9uZQo+ICAgICBD aGFuZ2VzIGluIHYzOgo+ICAgICAtIG5vbmUKPiAgIEFSTTogZHRzOiBVc2UgYXJtYWRhLTM3MC14 cCBhcyBhIGJhc2UgZm9yIGFybWFkYS14cC05OGR4MzIzNgo+ICAgICBDaGFuZ2VzIGluIHYyOgo+ ICAgICAtIFVwZGF0ZSByb290IGNvbXBhdGlibGUgc3RyaW5ncyBpbiBhcm1hZGEteHAtOThkeDMz MzYuZHRzaSwKPiAgICAgICBhcm1hZGEteHAtOThkeDQyNTEuZHRzaSwgYXJtYWRhLXhwLWRiLWR4 YmMyLmR0cyBhbmQKPiAgICAgICBhcm1hZGEteHAtZGIteGMzLTI0ZzR4Zy5kdHMKPiAgICAgQ2hh bmdlcyBpbiB2MzoKPiAgICAgLSBub25lCj4gICBBUk06IGR0czogbXZlYnU6IEFkZCBiaW5kaW5n IGZvciBtdjk4ZHgzMjM2LXNvYy1pZAo+ICAgICBDaGFuZ2VzIGluIHYzOgo+ICAgICAtIG5ldywg c3BsaXQgZnJvbSBkcml2ZXIKPiAgIEFSTTogbXZlYnU6IEFkZCBkcml2ZXIgZm9yIG12OThkeDMy MzYtc29jLWlkCj4gICAgIENoYW5nZXMgaW4gdjI6Cj4gICAgIC0gbm9uZQo+ICAgICBDaGFuZ2Vz IGluIHYzOgo+ICAgICAtIHNwbGl0IGZyb20gZHRzIGNoYW5nZXMKPiAgIEFSTTogZHRzOiBtdmVi dTogTW92ZSBtdjk4ZHgzMjM2IGNsb2NrIGJpbmRpbmdzCj4gICAgIENoYW5nZXMgaW4gdjI6Cj4g ICAgIC0gTmV3LiBTcGxpdCBvdXQgZnJvbSAiY2xrOiBtdmVidTogRXhwYW5kIG12OThkeDMyMzYt Y29yZS1jbG9jayBzdXBwb3J0Igo+ICAgICBDaGFuZ2VzIGluIHYzOgo+ICAgICAtIENsYXJpZnkg d2h5IHRoZSBvbGQgbG9jYXRpb24gd2FzIHdyb25nIChidXQgd29ya2VkKS4KPgo+Cj4gIC4uLi9i aW5kaW5ncy9hcm0vbWFydmVsbC9tdjk4ZHgzMjM2LXNvYy1pZC50eHQgICAgIHwgIDE0ICsrCj4g IC4uLi9kZXZpY2V0cmVlL2JpbmRpbmdzL2Nsb2NrL212ZWJ1LWNvcmUtY2xvY2sudHh0IHwgICA3 ICsKPiAgLi4uL2JpbmRpbmdzL2Nsb2NrL212ZWJ1LWdhdGVkLWNsb2NrLnR4dCAgICAgICAgICAg fCAgMTEgKysKPiAgLi4uL2RldmljZXRyZWUvYmluZGluZ3MvbmV0L21hcnZlbGwscHJlc3RlcmEu dHh0ICAgfCAgMTMgKy0KPiAgYXJjaC9hcm0vYm9vdC9kdHMvYXJtYWRhLXhwLTk4ZHgzMjM2LmR0 c2kgICAgICAgICAgfCAyMTMgKysrKysrKysrKysrKysrKy0tLS0tCj4gIGFyY2gvYXJtL2Jvb3Qv ZHRzL2FybWFkYS14cC05OGR4MzMzNi5kdHNpICAgICAgICAgIHwgICAyICstCj4gIGFyY2gvYXJt L2Jvb3QvZHRzL2FybWFkYS14cC05OGR4NDI1MS5kdHNpICAgICAgICAgIHwgICAyICstCj4gIGFy Y2gvYXJtL2Jvb3QvZHRzL2FybWFkYS14cC1kYi1keGJjMi5kdHMgICAgICAgICAgIHwgICAyICst Cj4gIGFyY2gvYXJtL2Jvb3QvZHRzL2FybWFkYS14cC1kYi14YzMtMjRnNHhnLmR0cyAgICAgIHwg ICAyICstCj4gIGFyY2gvYXJtL21hY2gtbXZlYnUvbXZlYnUtc29jLWlkLmMgICAgICAgICAgICAg ICAgIHwgIDQzICsrKystCj4gIDEwIGZpbGVzIGNoYW5nZWQsIDI0MiBpbnNlcnRpb25zKCspLCA2 NyBkZWxldGlvbnMoLSkKPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IERvY3VtZW50YXRpb24vZGV2aWNl dHJlZS9iaW5kaW5ncy9hcm0vbWFydmVsbC9tdjk4ZHgzMjM2LXNvYy1pZC50eHQKPgo+IC0tIAo+ IDIuMTEuMC4yNC5nZTY5MjBjZgoKLS0gCkdyZWdvcnkgQ2xlbWVudCwgRnJlZSBFbGVjdHJvbnMK S2VybmVsLCBkcml2ZXJzLCByZWFsLXRpbWUgYW5kIGVtYmVkZGVkIExpbnV4CmRldmVsb3BtZW50 LCBjb25zdWx0aW5nLCB0cmFpbmluZyBhbmQgc3VwcG9ydC4KaHR0cDovL2ZyZWUtZWxlY3Ryb25z LmNvbQoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGlu dXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRl YWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgt YXJtLWtlcm5lbAo= From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932946AbdCGRNM convert rfc822-to-8bit (ORCPT ); Tue, 7 Mar 2017 12:13:12 -0500 Received: from mail.free-electrons.com ([62.4.15.54]:35419 "EHLO mail.free-electrons.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755527AbdCGRMK (ORCPT ); Tue, 7 Mar 2017 12:12:10 -0500 From: Gregory CLEMENT To: Chris Packham Cc: linux-arm-kernel@lists.infradead.org, Rob Herring , Mark Rutland , Michael Turquette , Stephen Boyd , Jason Cooper , Andrew Lunn , Sebastian Hesselbarth , Russell King , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, netdev@vger.kernel.org Subject: Re: [PATCH v2 0/6] Updates for Marvell Switch SoCs References: <20170216085041.28337-1-chris.packham@alliedtelesis.co.nz> Date: Tue, 07 Mar 2017 18:10:12 +0100 In-Reply-To: <20170216085041.28337-1-chris.packham@alliedtelesis.co.nz> (Chris Packham's message of "Thu, 16 Feb 2017 21:50:34 +1300") Message-ID: <87bmtdovwr.fsf@free-electrons.com> User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/24.5 (gnu/linux) MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Chris, On jeu., févr. 16 2017, Chris Packham wrote: > Shortly after I posted my last series I got access to a more recent > Marvell SDK which had some device tree support for the switch SoCs I'd > been wanting. It was still based on an older kernel but it was a huge > improvement over what came before. > > Patch 1/6 is a typo I noticed after my initial series was applied. > > Patch 2/6 is a bit of a cleanup. I did initially struggle with how to > access individual parts of the DFX block as well as retaining a handle on > the entire thing for the switch driver to use. > > Patch 3/6 is a re-jig of the dtsi files which is needed by 5/6. This is > required because I need to use the coreclk label on a different node. It > also means I don't have to disable nodes for blocks that only exist on > the Armada-XP. > > Patch 4/6, 5/6 are split from the previous versions. > > Patch 6/6 is the device tree portion of a change already in clk-next. I applied patches 2, 3 and 6 on mvebu/dt with the acked-by from Rob when he gave it. Patch 1 is already part of 4.11-rc1. For patch 4 and 5 I understand that either we don't need it or it should be a updated version so I skipped them. Thanks, Gregory > > Chris Packham (6): > ARM: dts: Fix typo in armada-xp-98dx4251 > Changes in v2 > - new > Changes in v3: > - none > ARM: dts: armada-xp-98dx3236: combine dfx server nodes > Changes in v2: > - none > Changes in v3: > - none > ARM: dts: Use armada-370-xp as a base for armada-xp-98dx3236 > Changes in v2: > - Update root compatible strings in armada-xp-98dx3336.dtsi, > armada-xp-98dx4251.dtsi, armada-xp-db-dxbc2.dts and > armada-xp-db-xc3-24g4xg.dts > Changes in v3: > - none > ARM: dts: mvebu: Add binding for mv98dx3236-soc-id > Changes in v3: > - new, split from driver > ARM: mvebu: Add driver for mv98dx3236-soc-id > Changes in v2: > - none > Changes in v3: > - split from dts changes > ARM: dts: mvebu: Move mv98dx3236 clock bindings > Changes in v2: > - New. Split out from "clk: mvebu: Expand mv98dx3236-core-clock support" > Changes in v3: > - Clarify why the old location was wrong (but worked). > > > .../bindings/arm/marvell/mv98dx3236-soc-id.txt | 14 ++ > .../devicetree/bindings/clock/mvebu-core-clock.txt | 7 + > .../bindings/clock/mvebu-gated-clock.txt | 11 ++ > .../devicetree/bindings/net/marvell,prestera.txt | 13 +- > arch/arm/boot/dts/armada-xp-98dx3236.dtsi | 213 ++++++++++++++++----- > arch/arm/boot/dts/armada-xp-98dx3336.dtsi | 2 +- > arch/arm/boot/dts/armada-xp-98dx4251.dtsi | 2 +- > arch/arm/boot/dts/armada-xp-db-dxbc2.dts | 2 +- > arch/arm/boot/dts/armada-xp-db-xc3-24g4xg.dts | 2 +- > arch/arm/mach-mvebu/mvebu-soc-id.c | 43 ++++- > 10 files changed, 242 insertions(+), 67 deletions(-) > create mode 100644 Documentation/devicetree/bindings/arm/marvell/mv98dx3236-soc-id.txt > > -- > 2.11.0.24.ge6920cf -- Gregory Clement, Free Electrons Kernel, drivers, real-time and embedded Linux development, consulting, training and support. http://free-electrons.com