From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jani Nikula Subject: Re: [PATCH] drm/i915: Mark expected switch fall-throughs Date: Fri, 29 Jun 2018 11:23:46 +0300 Message-ID: <87efgqrofh.fsf@intel.com> References: <20180628223541.GA17665@embeddedor.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <20180628223541.GA17665@embeddedor.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" To: Joonas Lahtinen , Rodrigo Vivi , David Airlie Cc: intel-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, "Gustavo A. R. Silva" List-Id: dri-devel@lists.freedesktop.org T24gVGh1LCAyOCBKdW4gMjAxOCwgIkd1c3Rhdm8gQS4gUi4gU2lsdmEiIDxndXN0YXZvQGVtYmVk ZGVkb3IuY29tPiB3cm90ZToKPiBJbiBwcmVwYXJhdGlvbiB0byBlbmFibGluZyAtV2ltcGxpY2l0 LWZhbGx0aHJvdWdoLCBtYXJrIHN3aXRjaCBjYXNlcwo+IHdoZXJlIHdlIGFyZSBleHBlY3Rpbmcg dG8gZmFsbCB0aHJvdWdoLgo+Cj4gQWRkcmVzc2VzLUNvdmVyaXR5LUlEOiAxNDE0MzIKPiBBZGRy ZXNzZXMtQ292ZXJpdHktSUQ6IDE0MTQzMwo+IEFkZHJlc3Nlcy1Db3Zlcml0eS1JRDogMTQxNDM0 Cj4gQWRkcmVzc2VzLUNvdmVyaXR5LUlEOiAxNDE0MzUKPiBBZGRyZXNzZXMtQ292ZXJpdHktSUQ6 IDE0MTQzNgo+IEFkZHJlc3Nlcy1Db3Zlcml0eS1JRDogMTM1NzM2MAo+IEFkZHJlc3Nlcy1Db3Zl cml0eS1JRDogMTM1NzQwMwo+IEFkZHJlc3Nlcy1Db3Zlcml0eS1JRDogMTM1NzQzMwo+IEFkZHJl c3Nlcy1Db3Zlcml0eS1JRDogMTM5MjYyMgo+IEFkZHJlc3Nlcy1Db3Zlcml0eS1JRDogMTQxNTI3 Mwo+IEFkZHJlc3Nlcy1Db3Zlcml0eS1JRDogMTQzNTc1Mgo+IEFkZHJlc3Nlcy1Db3Zlcml0eS1J RDogMTQ0MTUwMAo+IEFkZHJlc3Nlcy1Db3Zlcml0eS1JRDogMTQ1NDU5Ngo+IFNpZ25lZC1vZmYt Ynk6IEd1c3Rhdm8gQS4gUi4gU2lsdmEgPGd1c3Rhdm9AZW1iZWRkZWRvci5jb20+CgpBY2tlZC1i eTogSmFuaSBOaWt1bGEgPGphbmkubmlrdWxhQGludGVsLmNvbT4KCkknbGwgbGV0IG90aGVycyBj aGltZSBpbiBiZWZvcmUgbWVyZ2luZy4KCkJSLApKYW5pLgoKCj4gLS0tCj4gIGRyaXZlcnMvZ3B1 L2RybS9pOTE1L2k5MTVfZ2VtLmMgICAgICAgICB8IDEgKwo+ICBkcml2ZXJzL2dwdS9kcm0vaTkx NS9pOTE1X2dlbV9zdG9sZW4uYyAgfCAxICsKPiAgZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxf Y2RjbGsuYyAgICAgIHwgNSArKysrKwo+ICBkcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kZGku YyAgICAgICAgfCAxICsKPiAgZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGlzcGxheS5jICAg IHwgMiArKwo+ICBkcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcGxsX21nci5jICAgfCAzICsr Kwo+ICBkcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcnYuaCAgICAgICAgfCAxICsKPiAgZHJp dmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZW5naW5lX2NzLmMgIHwgMSArCj4gIGRyaXZlcnMvZ3B1 L2RybS9pOTE1L2ludGVsX3J1bnRpbWVfcG0uYyB8IDEgKwo+ICBkcml2ZXJzL2dwdS9kcm0vaTkx NS9pbnRlbF9zZHZvLmMgICAgICAgfCA2ICsrKysrKwo+ICAxMCBmaWxlcyBjaGFuZ2VkLCAyMiBp bnNlcnRpb25zKCspCj4KPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaTkxNV9n ZW0uYyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfZ2VtLmMKPiBpbmRleCA0Y2I3MjBiLi5l ZDdiYjI0IDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfZ2VtLmMKPiAr KysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2dlbS5jCj4gQEAgLTIxMTQsNiArMjExNCw3 IEBAIHZtX2ZhdWx0X3QgaTkxNV9nZW1fZmF1bHQoc3RydWN0IHZtX2ZhdWx0ICp2bWYpCj4gIAkJ ICovCj4gIAkJaWYgKCFpOTE1X3Rlcm1pbmFsbHlfd2VkZ2VkKCZkZXZfcHJpdi0+Z3B1X2Vycm9y KSkKPiAgCQkJcmV0dXJuIFZNX0ZBVUxUX1NJR0JVUzsKPiArCQkvKiBlbHNlOiBmYWxsIHRocm91 Z2ggKi8KPiAgCWNhc2UgLUVBR0FJTjoKPiAgCQkvKgo+ICAJCSAqIEVBR0FJTiBtZWFucyB0aGUg Z3B1IGlzIGh1bmcgYW5kIHdlJ2xsIHdhaXQgZm9yIHRoZSBlcnJvcgo+IGRpZmYgLS1naXQgYS9k cml2ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2dlbV9zdG9sZW4uYyBiL2RyaXZlcnMvZ3B1L2RybS9p OTE1L2k5MTVfZ2VtX3N0b2xlbi5jCj4gaW5kZXggNzlhMzQ3MjkuLjA1NWY4NjggMTAwNjQ0Cj4g LS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaTkxNV9nZW1fc3RvbGVuLmMKPiArKysgYi9kcml2 ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2dlbV9zdG9sZW4uYwo+IEBAIC0yNTQsNiArMjU0LDcgQEAg c3RhdGljIHZvaWQgdmx2X2dldF9zdG9sZW5fcmVzZXJ2ZWQoc3RydWN0IGRybV9pOTE1X3ByaXZh dGUgKmRldl9wcml2LAo+ICAJc3dpdGNoIChyZWdfdmFsICYgR0VON19TVE9MRU5fUkVTRVJWRURf U0laRV9NQVNLKSB7Cj4gIAlkZWZhdWx0Ogo+ICAJCU1JU1NJTkdfQ0FTRShyZWdfdmFsICYgR0VO N19TVE9MRU5fUkVTRVJWRURfU0laRV9NQVNLKTsKPiArCQkvKiBmYWxsIHRocm91Z2ggKi8KPiAg CWNhc2UgR0VON19TVE9MRU5fUkVTRVJWRURfMU06Cj4gIAkJKnNpemUgPSAxMDI0ICogMTAyNDsK PiAgCQlicmVhazsKPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfY2Rj bGsuYyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2NkY2xrLmMKPiBpbmRleCBiZjk0MzNk Li4yOTA3NWM3IDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2NkY2xr LmMKPiArKysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9jZGNsay5jCj4gQEAgLTMxNiw2 ICszMTYsNyBAQCBzdGF0aWMgdm9pZCBwbnZfZ2V0X2NkY2xrKHN0cnVjdCBkcm1faTkxNV9wcml2 YXRlICpkZXZfcHJpdiwKPiAgCQlicmVhazsKPiAgCWRlZmF1bHQ6Cj4gIAkJRFJNX0VSUk9SKCJV bmtub3duIHBudiBkaXNwbGF5IGNvcmUgY2xvY2sgMHglMDR4XG4iLCBnY2ZnYyk7Cj4gKwkJLyog ZmFsbCB0aHJvdWdoICovCj4gIAljYXNlIEdDX0RJU1BMQVlfQ0xPQ0tfMTMzX01IWl9QTlY6Cj4g IAkJY2RjbGtfc3RhdGUtPmNkY2xrID0gMTMzMzMzOwo+ICAJCWJyZWFrOwo+IEBAIC0xNzk3LDYg KzE3OTgsNyBAQCBzdGF0aWMgaW50IGljbF9jYWxjX2NkY2xrKGludCBtaW5fY2RjbGssIHVuc2ln bmVkIGludCByZWYpCj4gIAlzd2l0Y2ggKHJlZikgewo+ICAJZGVmYXVsdDoKPiAgCQlNSVNTSU5H X0NBU0UocmVmKTsKPiArCQkvKiBmYWxsIHRocm91Z2ggKi8KPiAgCWNhc2UgMjQwMDA6Cj4gIAkJ cmFuZ2VzID0gcmFuZ2VzXzI0Owo+ICAJCWJyZWFrOwo+IEBAIC0xODI0LDYgKzE4MjYsNyBAQCBz dGF0aWMgaW50IGljbF9jYWxjX2NkY2xrX3BsbF92Y28oc3RydWN0IGRybV9pOTE1X3ByaXZhdGUg KmRldl9wcml2LCBpbnQgY2RjbGspCj4gIAlzd2l0Y2ggKGNkY2xrKSB7Cj4gIAlkZWZhdWx0Ogo+ ICAJCU1JU1NJTkdfQ0FTRShjZGNsayk7Cj4gKwkJLyogZmFsbCB0aHJvdWdoICovCj4gIAljYXNl IDMwNzIwMDoKPiAgCWNhc2UgNTU2ODAwOgo+ICAJY2FzZSA2NTI4MDA6Cj4gQEAgLTE4OTYsNiAr MTg5OSw3IEBAIHN0YXRpYyB1OCBpY2xfY2FsY192b2x0YWdlX2xldmVsKGludCBjZGNsaykKPiAg CQlyZXR1cm4gMTsKPiAgCWRlZmF1bHQ6Cj4gIAkJTUlTU0lOR19DQVNFKGNkY2xrKTsKPiArCQkv KiBmYWxsIHRocm91Z2ggKi8KPiAgCWNhc2UgNjUyODAwOgo+ICAJY2FzZSA2NDgwMDA6Cj4gIAkJ cmV0dXJuIDI7Cj4gQEAgLTE5MTMsNiArMTkxNyw3IEBAIHN0YXRpYyB2b2lkIGljbF9nZXRfY2Rj bGsoc3RydWN0IGRybV9pOTE1X3ByaXZhdGUgKmRldl9wcml2LAo+ICAJc3dpdGNoICh2YWwgJiBJ Q0xfRFNTTV9DRENMS19QTExfUkVGQ0xLX01BU0spIHsKPiAgCWRlZmF1bHQ6Cj4gIAkJTUlTU0lO R19DQVNFKHZhbCk7Cj4gKwkJLyogZmFsbCB0aHJvdWdoICovCj4gIAljYXNlIElDTF9EU1NNX0NE Q0xLX1BMTF9SRUZDTEtfMjRNSHo6Cj4gIAkJY2RjbGtfc3RhdGUtPnJlZiA9IDI0MDAwOwo+ICAJ CWJyZWFrOwo+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kZGkuYyBi L2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2RkaS5jCj4gaW5kZXggMDMxOTgyNS4uYzc0YjAx YSAxMDA2NDQKPiAtLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kZGkuYwo+ICsrKyBi L2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2RkaS5jCj4gQEAgLTEwNjksNiArMTA2OSw3IEBA IHN0YXRpYyB1aW50MzJfdCBpY2xfcGxsX3RvX2RkaV9wbGxfc2VsKHN0cnVjdCBpbnRlbF9lbmNv ZGVyICplbmNvZGVyLAo+ICAJc3dpdGNoIChpZCkgewo+ICAJZGVmYXVsdDoKPiAgCQlNSVNTSU5H X0NBU0UoaWQpOwo+ICsJCS8qIGZhbGwgdGhyb3VnaCAqLwo+ICAJY2FzZSBEUExMX0lEX0lDTF9E UExMMDoKPiAgCWNhc2UgRFBMTF9JRF9JQ0xfRFBMTDE6Cj4gIAkJcmV0dXJuIERESV9DTEtfU0VM X05PTkU7Cj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2Rpc3BsYXku YyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2Rpc3BsYXkuYwo+IGluZGV4IGVhYTA2NjMu LmQzZjJjZjYgMTAwNjQ0Cj4gLS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGlzcGxh eS5jCj4gKysrIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGlzcGxheS5jCj4gQEAgLTkz NTksNiArOTM1OSw3IEBAIHN0YXRpYyBib29sIGhzd19nZXRfdHJhbnNjb2Rlcl9zdGF0ZShzdHJ1 Y3QgaW50ZWxfY3J0YyAqY3J0YywKPiAgCQlzd2l0Y2ggKHRtcCAmIFRSQU5TX0RESV9FRFBfSU5Q VVRfTUFTSykgewo+ICAJCWRlZmF1bHQ6Cj4gIAkJCVdBUk4oMSwgInVua25vd24gcGlwZSBsaW5r ZWQgdG8gZWRwIHRyYW5zY29kZXJcbiIpOwo+ICsJCQkvKiBmYWxsIHRocm91Z2ggKi8KPiAgCQlj YXNlIFRSQU5TX0RESV9FRFBfSU5QVVRfQV9PTk9GRjoKPiAgCQljYXNlIFRSQU5TX0RESV9FRFBf SU5QVVRfQV9PTjoKPiAgCQkJdHJhbnNfZWRwX3BpcGUgPSBQSVBFX0E7Cj4gQEAgLTExMDIzLDYg KzExMDI0LDcgQEAgc3RhdGljIGJvb2wgY2hlY2tfZGlnaXRhbF9wb3J0X2NvbmZsaWN0cyhzdHJ1 Y3QgZHJtX2F0b21pY19zdGF0ZSAqc3RhdGUpCj4gIAkJY2FzZSBJTlRFTF9PVVRQVVRfRERJOgo+ ICAJCQlpZiAoV0FSTl9PTighSEFTX0RESSh0b19pOTE1KGRldikpKSkKPiAgCQkJCWJyZWFrOwo+ ICsJCQkvKiBlbHNlOiBmYWxsIHRocm91Z2ggKi8KPiAgCQljYXNlIElOVEVMX09VVFBVVF9EUDoK PiAgCQljYXNlIElOVEVMX09VVFBVVF9IRE1JOgo+ICAJCWNhc2UgSU5URUxfT1VUUFVUX0VEUDoK PiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZHBsbF9tZ3IuYyBiL2Ry aXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2RwbGxfbWdyLmMKPiBpbmRleCA1NzM0MjM2Li4wNTg2 OTZiIDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2RwbGxfbWdyLmMK PiArKysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcGxsX21nci5jCj4gQEAgLTI1NjYs NiArMjU2Niw3IEBAIGludCBpY2xfY2FsY19kcF9jb21ib19wbGxfbGluayhzdHJ1Y3QgZHJtX2k5 MTVfcHJpdmF0ZSAqZGV2X3ByaXYsCj4gIAlzd2l0Y2ggKGluZGV4KSB7Cj4gIAlkZWZhdWx0Ogo+ ICAJCU1JU1NJTkdfQ0FTRShpbmRleCk7Cj4gKwkJLyogZmFsbCB0aHJvdWdoICovCj4gIAljYXNl IDA6Cj4gIAkJbGlua19jbG9jayA9IDU0MDAwMDsKPiAgCQlicmVhazsKPiBAQCAtMjYzOSw2ICsy NjQwLDcgQEAgc3RhdGljIGJvb2wgaWNsX21nX3BsbF9maW5kX2Rpdmlzb3JzKGludCBjbG9ja19r aHosIGJvb2wgaXNfZHAsIGJvb2wgdXNlX3NzYywKPiAgCQkJc3dpdGNoIChkaXYxKSB7Cj4gIAkJ CWRlZmF1bHQ6Cj4gIAkJCQlNSVNTSU5HX0NBU0UoZGl2MSk7Cj4gKwkJCQkvKiBmYWxsIHRocm91 Z2ggKi8KPiAgCQkJY2FzZSAyOgo+ICAJCQkJaHNkaXYgPSAwOwo+ICAJCQkJYnJlYWs7Cj4gQEAg LTI5MDMsNiArMjkwNSw3IEBAIHN0YXRpYyBpOTE1X3JlZ190IGljbF9wbGxfaWRfdG9fZW5hYmxl X3JlZyhlbnVtIGludGVsX2RwbGxfaWQgaWQpCj4gIAlzd2l0Y2ggKGlkKSB7Cj4gIAlkZWZhdWx0 Ogo+ICAJCU1JU1NJTkdfQ0FTRShpZCk7Cj4gKwkJLyogZmFsbCB0aHJvdWdoICovCj4gIAljYXNl IERQTExfSURfSUNMX0RQTEwwOgo+ICAJY2FzZSBEUExMX0lEX0lDTF9EUExMMToKPiAgCQlyZXR1 cm4gQ05MX0RQTExfRU5BQkxFKGlkKTsKPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5 MTUvaW50ZWxfZHJ2LmggYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcnYuaAo+IGluZGV4 IGE2ZmYyNjAuLjNjYjZlODcgMTAwNjQ0Cj4gLS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50 ZWxfZHJ2LmgKPiArKysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcnYuaAo+IEBAIC0x MjU0LDYgKzEyNTQsNyBAQCBlbmNfdG9fZGlnX3BvcnQoc3RydWN0IGRybV9lbmNvZGVyICplbmNv ZGVyKQo+ICAJc3dpdGNoIChpbnRlbF9lbmNvZGVyLT50eXBlKSB7Cj4gIAljYXNlIElOVEVMX09V VFBVVF9EREk6Cj4gIAkJV0FSTl9PTighSEFTX0RESSh0b19pOTE1KGVuY29kZXItPmRldikpKTsK PiArCQkvKiBmYWxsIHRocm91Z2ggKi8KPiAgCWNhc2UgSU5URUxfT1VUUFVUX0RQOgo+ICAJY2Fz ZSBJTlRFTF9PVVRQVVRfRURQOgo+ICAJY2FzZSBJTlRFTF9PVVRQVVRfSERNSToKPiBkaWZmIC0t Z2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZW5naW5lX2NzLmMgYi9kcml2ZXJzL2dw dS9kcm0vaTkxNS9pbnRlbF9lbmdpbmVfY3MuYwo+IGluZGV4IGQzMjY0YmQuLmQyZWQ0NGQgMTAw NjQ0Cj4gLS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZW5naW5lX2NzLmMKPiArKysg Yi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9lbmdpbmVfY3MuYwo+IEBAIC0yMzAsNiArMjMw LDcgQEAgX19pbnRlbF9lbmdpbmVfY29udGV4dF9zaXplKHN0cnVjdCBkcm1faTkxNV9wcml2YXRl ICpkZXZfcHJpdiwgdTggY2xhc3MpCj4gIAkJYnJlYWs7Cj4gIAlkZWZhdWx0Ogo+ICAJCU1JU1NJ TkdfQ0FTRShjbGFzcyk7Cj4gKwkJLyogZmFsbCB0aHJvdWdoICovCj4gIAljYXNlIFZJREVPX0RF Q09ERV9DTEFTUzoKPiAgCWNhc2UgVklERU9fRU5IQU5DRU1FTlRfQ0xBU1M6Cj4gIAljYXNlIENP UFlfRU5HSU5FX0NMQVNTOgo+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRl bF9ydW50aW1lX3BtLmMgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9ydW50aW1lX3BtLmMK PiBpbmRleCBkODFiMmNmLi42YjVhYTNiIDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9p OTE1L2ludGVsX3J1bnRpbWVfcG0uYwo+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVs X3J1bnRpbWVfcG0uYwo+IEBAIC0zMjEyLDYgKzMyMTIsNyBAQCBzdGF0aWMgdm9pZCBjbmxfc2V0 X3Byb2Ntb25fcmVmX3ZhbHVlcyhzdHJ1Y3QgZHJtX2k5MTVfcHJpdmF0ZSAqZGV2X3ByaXYsCj4g IAlzd2l0Y2ggKHZhbCAmIChQUk9DRVNTX0lORk9fTUFTSyB8IFZPTFRBR0VfSU5GT19NQVNLKSkg ewo+ICAJZGVmYXVsdDoKPiAgCQlNSVNTSU5HX0NBU0UodmFsKTsKPiArCQkvKiBmYWxsIHRocm91 Z2ggKi8KPiAgCWNhc2UgVk9MVEFHRV9JTkZPXzBfODVWIHwgUFJPQ0VTU19JTkZPX0RPVF8wOgo+ ICAJCXByb2Ntb24gPSAmY25sX3Byb2Ntb25fdmFsdWVzW1BST0NNT05fMF84NVZfRE9UXzBdOwo+ ICAJCWJyZWFrOwo+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9zZHZv LmMgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9zZHZvLmMKPiBpbmRleCBlNmE2NGIzLi5h N2Y0YTU2IDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3Nkdm8uYwo+ ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3Nkdm8uYwo+IEBAIC0xMzQwLDYgKzEz NDAsNyBAQCBzdGF0aWMgdm9pZCBpbnRlbF9zZHZvX3ByZV9lbmFibGUoc3RydWN0IGludGVsX2Vu Y29kZXIgKmludGVsX2VuY29kZXIsCj4gIAlzd2l0Y2ggKGNydGNfc3RhdGUtPnBpeGVsX211bHRp cGxpZXIpIHsKPiAgCWRlZmF1bHQ6Cj4gIAkJV0FSTigxLCAidW5rbm93biBwaXhlbCBtdWx0aXBs aWVyIHNwZWNpZmllZFxuIik7Cj4gKwkJLyogZmFsbCB0aHJvdWdoICovCj4gIAljYXNlIDE6IHJh dGUgPSBTRFZPX0NMT0NLX1JBVEVfTVVMVF8xWDsgYnJlYWs7Cj4gIAljYXNlIDI6IHJhdGUgPSBT RFZPX0NMT0NLX1JBVEVfTVVMVF8yWDsgYnJlYWs7Cj4gIAljYXNlIDQ6IHJhdGUgPSBTRFZPX0NM T0NLX1JBVEVfTVVMVF80WDsgYnJlYWs7Cj4gQEAgLTIzMTYsMTQgKzIzMTcsMTkgQEAgaW50ZWxf c2R2b19ndWVzc19kZGNfYnVzKHN0cnVjdCBpbnRlbF9zZHZvICpzZHZvKQo+ICAJc3dpdGNoIChz ZHZvLT5jb250cm9sbGVkX291dHB1dCkgewo+ICAJY2FzZSBTRFZPX09VVFBVVF9MVkRTMToKPiAg CQltYXNrIHw9IFNEVk9fT1VUUFVUX0xWRFMxOwo+ICsJCS8qIGZhbGwgdGhyb3VnaCAqLwo+ICAJ Y2FzZSBTRFZPX09VVFBVVF9MVkRTMDoKPiAgCQltYXNrIHw9IFNEVk9fT1VUUFVUX0xWRFMwOwo+ ICsJCS8qIGZhbGwgdGhyb3VnaCAqLwo+ICAJY2FzZSBTRFZPX09VVFBVVF9UTURTMToKPiAgCQlt YXNrIHw9IFNEVk9fT1VUUFVUX1RNRFMxOwo+ICsJCS8qIGZhbGwgdGhyb3VnaCAqLwo+ICAJY2Fz ZSBTRFZPX09VVFBVVF9UTURTMDoKPiAgCQltYXNrIHw9IFNEVk9fT1VUUFVUX1RNRFMwOwo+ICsJ CS8qIGZhbGwgdGhyb3VnaCAqLwo+ICAJY2FzZSBTRFZPX09VVFBVVF9SR0IxOgo+ICAJCW1hc2sg fD0gU0RWT19PVVRQVVRfUkdCMTsKPiArCQkvKiBmYWxsIHRocm91Z2ggKi8KPiAgCWNhc2UgU0RW T19PVVRQVVRfUkdCMDoKPiAgCQltYXNrIHw9IFNEVk9fT1VUUFVUX1JHQjA7Cj4gIAkJYnJlYWs7 CgotLSAKSmFuaSBOaWt1bGEsIEludGVsIE9wZW4gU291cmNlIEdyYXBoaWNzIENlbnRlcgpfX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpJbnRlbC1nZnggbWFp bGluZyBsaXN0CkludGVsLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5m cmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9pbnRlbC1nZngK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-0.8 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A4CCCC43144 for ; Fri, 29 Jun 2018 08:24:15 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 5C87727473 for ; Fri, 29 Jun 2018 08:24:15 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5C87727473 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linux.intel.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S964817AbeF2IYM (ORCPT ); Fri, 29 Jun 2018 04:24:12 -0400 Received: from mga11.intel.com ([192.55.52.93]:55528 "EHLO mga11.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934876AbeF2IYB (ORCPT ); Fri, 29 Jun 2018 04:24:01 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by fmsmga102.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 29 Jun 2018 01:24:00 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.51,285,1526367600"; d="scan'208";a="68296855" Received: from jnikula-mobl2.fi.intel.com (HELO localhost) ([10.237.72.62]) by fmsmga001.fm.intel.com with ESMTP; 29 Jun 2018 01:23:58 -0700 From: Jani Nikula To: "Gustavo A. R. Silva" , Joonas Lahtinen , Rodrigo Vivi , David Airlie Cc: intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, "Gustavo A. R. Silva" Subject: Re: [PATCH] drm/i915: Mark expected switch fall-throughs In-Reply-To: <20180628223541.GA17665@embeddedor.com> Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo References: <20180628223541.GA17665@embeddedor.com> Date: Fri, 29 Jun 2018 11:23:46 +0300 Message-ID: <87efgqrofh.fsf@intel.com> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, 28 Jun 2018, "Gustavo A. R. Silva" wrote: > In preparation to enabling -Wimplicit-fallthrough, mark switch cases > where we are expecting to fall through. > > Addresses-Coverity-ID: 141432 > Addresses-Coverity-ID: 141433 > Addresses-Coverity-ID: 141434 > Addresses-Coverity-ID: 141435 > Addresses-Coverity-ID: 141436 > Addresses-Coverity-ID: 1357360 > Addresses-Coverity-ID: 1357403 > Addresses-Coverity-ID: 1357433 > Addresses-Coverity-ID: 1392622 > Addresses-Coverity-ID: 1415273 > Addresses-Coverity-ID: 1435752 > Addresses-Coverity-ID: 1441500 > Addresses-Coverity-ID: 1454596 > Signed-off-by: Gustavo A. R. Silva Acked-by: Jani Nikula I'll let others chime in before merging. BR, Jani. > --- > drivers/gpu/drm/i915/i915_gem.c | 1 + > drivers/gpu/drm/i915/i915_gem_stolen.c | 1 + > drivers/gpu/drm/i915/intel_cdclk.c | 5 +++++ > drivers/gpu/drm/i915/intel_ddi.c | 1 + > drivers/gpu/drm/i915/intel_display.c | 2 ++ > drivers/gpu/drm/i915/intel_dpll_mgr.c | 3 +++ > drivers/gpu/drm/i915/intel_drv.h | 1 + > drivers/gpu/drm/i915/intel_engine_cs.c | 1 + > drivers/gpu/drm/i915/intel_runtime_pm.c | 1 + > drivers/gpu/drm/i915/intel_sdvo.c | 6 ++++++ > 10 files changed, 22 insertions(+) > > diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c > index 4cb720b..ed7bb24 100644 > --- a/drivers/gpu/drm/i915/i915_gem.c > +++ b/drivers/gpu/drm/i915/i915_gem.c > @@ -2114,6 +2114,7 @@ vm_fault_t i915_gem_fault(struct vm_fault *vmf) > */ > if (!i915_terminally_wedged(&dev_priv->gpu_error)) > return VM_FAULT_SIGBUS; > + /* else: fall through */ > case -EAGAIN: > /* > * EAGAIN means the gpu is hung and we'll wait for the error > diff --git a/drivers/gpu/drm/i915/i915_gem_stolen.c b/drivers/gpu/drm/i915/i915_gem_stolen.c > index 79a34729..055f868 100644 > --- a/drivers/gpu/drm/i915/i915_gem_stolen.c > +++ b/drivers/gpu/drm/i915/i915_gem_stolen.c > @@ -254,6 +254,7 @@ static void vlv_get_stolen_reserved(struct drm_i915_private *dev_priv, > switch (reg_val & GEN7_STOLEN_RESERVED_SIZE_MASK) { > default: > MISSING_CASE(reg_val & GEN7_STOLEN_RESERVED_SIZE_MASK); > + /* fall through */ > case GEN7_STOLEN_RESERVED_1M: > *size = 1024 * 1024; > break; > diff --git a/drivers/gpu/drm/i915/intel_cdclk.c b/drivers/gpu/drm/i915/intel_cdclk.c > index bf9433d..29075c7 100644 > --- a/drivers/gpu/drm/i915/intel_cdclk.c > +++ b/drivers/gpu/drm/i915/intel_cdclk.c > @@ -316,6 +316,7 @@ static void pnv_get_cdclk(struct drm_i915_private *dev_priv, > break; > default: > DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc); > + /* fall through */ > case GC_DISPLAY_CLOCK_133_MHZ_PNV: > cdclk_state->cdclk = 133333; > break; > @@ -1797,6 +1798,7 @@ static int icl_calc_cdclk(int min_cdclk, unsigned int ref) > switch (ref) { > default: > MISSING_CASE(ref); > + /* fall through */ > case 24000: > ranges = ranges_24; > break; > @@ -1824,6 +1826,7 @@ static int icl_calc_cdclk_pll_vco(struct drm_i915_private *dev_priv, int cdclk) > switch (cdclk) { > default: > MISSING_CASE(cdclk); > + /* fall through */ > case 307200: > case 556800: > case 652800: > @@ -1896,6 +1899,7 @@ static u8 icl_calc_voltage_level(int cdclk) > return 1; > default: > MISSING_CASE(cdclk); > + /* fall through */ > case 652800: > case 648000: > return 2; > @@ -1913,6 +1917,7 @@ static void icl_get_cdclk(struct drm_i915_private *dev_priv, > switch (val & ICL_DSSM_CDCLK_PLL_REFCLK_MASK) { > default: > MISSING_CASE(val); > + /* fall through */ > case ICL_DSSM_CDCLK_PLL_REFCLK_24MHz: > cdclk_state->ref = 24000; > break; > diff --git a/drivers/gpu/drm/i915/intel_ddi.c b/drivers/gpu/drm/i915/intel_ddi.c > index 0319825..c74b01a 100644 > --- a/drivers/gpu/drm/i915/intel_ddi.c > +++ b/drivers/gpu/drm/i915/intel_ddi.c > @@ -1069,6 +1069,7 @@ static uint32_t icl_pll_to_ddi_pll_sel(struct intel_encoder *encoder, > switch (id) { > default: > MISSING_CASE(id); > + /* fall through */ > case DPLL_ID_ICL_DPLL0: > case DPLL_ID_ICL_DPLL1: > return DDI_CLK_SEL_NONE; > diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c > index eaa0663..d3f2cf6 100644 > --- a/drivers/gpu/drm/i915/intel_display.c > +++ b/drivers/gpu/drm/i915/intel_display.c > @@ -9359,6 +9359,7 @@ static bool hsw_get_transcoder_state(struct intel_crtc *crtc, > switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { > default: > WARN(1, "unknown pipe linked to edp transcoder\n"); > + /* fall through */ > case TRANS_DDI_EDP_INPUT_A_ONOFF: > case TRANS_DDI_EDP_INPUT_A_ON: > trans_edp_pipe = PIPE_A; > @@ -11023,6 +11024,7 @@ static bool check_digital_port_conflicts(struct drm_atomic_state *state) > case INTEL_OUTPUT_DDI: > if (WARN_ON(!HAS_DDI(to_i915(dev)))) > break; > + /* else: fall through */ > case INTEL_OUTPUT_DP: > case INTEL_OUTPUT_HDMI: > case INTEL_OUTPUT_EDP: > diff --git a/drivers/gpu/drm/i915/intel_dpll_mgr.c b/drivers/gpu/drm/i915/intel_dpll_mgr.c > index 5734236..058696b 100644 > --- a/drivers/gpu/drm/i915/intel_dpll_mgr.c > +++ b/drivers/gpu/drm/i915/intel_dpll_mgr.c > @@ -2566,6 +2566,7 @@ int icl_calc_dp_combo_pll_link(struct drm_i915_private *dev_priv, > switch (index) { > default: > MISSING_CASE(index); > + /* fall through */ > case 0: > link_clock = 540000; > break; > @@ -2639,6 +2640,7 @@ static bool icl_mg_pll_find_divisors(int clock_khz, bool is_dp, bool use_ssc, > switch (div1) { > default: > MISSING_CASE(div1); > + /* fall through */ > case 2: > hsdiv = 0; > break; > @@ -2903,6 +2905,7 @@ static i915_reg_t icl_pll_id_to_enable_reg(enum intel_dpll_id id) > switch (id) { > default: > MISSING_CASE(id); > + /* fall through */ > case DPLL_ID_ICL_DPLL0: > case DPLL_ID_ICL_DPLL1: > return CNL_DPLL_ENABLE(id); > diff --git a/drivers/gpu/drm/i915/intel_drv.h b/drivers/gpu/drm/i915/intel_drv.h > index a6ff260..3cb6e87 100644 > --- a/drivers/gpu/drm/i915/intel_drv.h > +++ b/drivers/gpu/drm/i915/intel_drv.h > @@ -1254,6 +1254,7 @@ enc_to_dig_port(struct drm_encoder *encoder) > switch (intel_encoder->type) { > case INTEL_OUTPUT_DDI: > WARN_ON(!HAS_DDI(to_i915(encoder->dev))); > + /* fall through */ > case INTEL_OUTPUT_DP: > case INTEL_OUTPUT_EDP: > case INTEL_OUTPUT_HDMI: > diff --git a/drivers/gpu/drm/i915/intel_engine_cs.c b/drivers/gpu/drm/i915/intel_engine_cs.c > index d3264bd..d2ed44d 100644 > --- a/drivers/gpu/drm/i915/intel_engine_cs.c > +++ b/drivers/gpu/drm/i915/intel_engine_cs.c > @@ -230,6 +230,7 @@ __intel_engine_context_size(struct drm_i915_private *dev_priv, u8 class) > break; > default: > MISSING_CASE(class); > + /* fall through */ > case VIDEO_DECODE_CLASS: > case VIDEO_ENHANCEMENT_CLASS: > case COPY_ENGINE_CLASS: > diff --git a/drivers/gpu/drm/i915/intel_runtime_pm.c b/drivers/gpu/drm/i915/intel_runtime_pm.c > index d81b2cf..6b5aa3b 100644 > --- a/drivers/gpu/drm/i915/intel_runtime_pm.c > +++ b/drivers/gpu/drm/i915/intel_runtime_pm.c > @@ -3212,6 +3212,7 @@ static void cnl_set_procmon_ref_values(struct drm_i915_private *dev_priv, > switch (val & (PROCESS_INFO_MASK | VOLTAGE_INFO_MASK)) { > default: > MISSING_CASE(val); > + /* fall through */ > case VOLTAGE_INFO_0_85V | PROCESS_INFO_DOT_0: > procmon = &cnl_procmon_values[PROCMON_0_85V_DOT_0]; > break; > diff --git a/drivers/gpu/drm/i915/intel_sdvo.c b/drivers/gpu/drm/i915/intel_sdvo.c > index e6a64b3..a7f4a56 100644 > --- a/drivers/gpu/drm/i915/intel_sdvo.c > +++ b/drivers/gpu/drm/i915/intel_sdvo.c > @@ -1340,6 +1340,7 @@ static void intel_sdvo_pre_enable(struct intel_encoder *intel_encoder, > switch (crtc_state->pixel_multiplier) { > default: > WARN(1, "unknown pixel multiplier specified\n"); > + /* fall through */ > case 1: rate = SDVO_CLOCK_RATE_MULT_1X; break; > case 2: rate = SDVO_CLOCK_RATE_MULT_2X; break; > case 4: rate = SDVO_CLOCK_RATE_MULT_4X; break; > @@ -2316,14 +2317,19 @@ intel_sdvo_guess_ddc_bus(struct intel_sdvo *sdvo) > switch (sdvo->controlled_output) { > case SDVO_OUTPUT_LVDS1: > mask |= SDVO_OUTPUT_LVDS1; > + /* fall through */ > case SDVO_OUTPUT_LVDS0: > mask |= SDVO_OUTPUT_LVDS0; > + /* fall through */ > case SDVO_OUTPUT_TMDS1: > mask |= SDVO_OUTPUT_TMDS1; > + /* fall through */ > case SDVO_OUTPUT_TMDS0: > mask |= SDVO_OUTPUT_TMDS0; > + /* fall through */ > case SDVO_OUTPUT_RGB1: > mask |= SDVO_OUTPUT_RGB1; > + /* fall through */ > case SDVO_OUTPUT_RGB0: > mask |= SDVO_OUTPUT_RGB0; > break; -- Jani Nikula, Intel Open Source Graphics Center