From: Jani Nikula <jani.nikula@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Subject: Re: [PATCH] drm/i915/bdw: PCI IDs ending in 0xb are ULT.
Date: Mon, 23 Feb 2015 11:37:37 +0200 [thread overview]
Message-ID: <87ioetq87y.fsf@intel.com> (raw)
In-Reply-To: <1421869592-8762-1-git-send-email-rodrigo.vivi@intel.com>
On Wed, 21 Jan 2015, Rodrigo Vivi <rodrigo.vivi@intel.com> wrote:
> When reviewing patch that fixes VGA on BDW Halo Jani noticed that
> we also had other ULT IDs that weren't listed there.
>
> So this follow-up patch add these pci-ids as halo and fix comments
> on i915_pciids.h
>
> Cc: Jani Nikula <jani.nikula@intel.com>
> Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Pushed to -fixes, cc: stable, thanks for the patch. And sorry for the
delay.
BR,
Jani.
> ---
> drivers/gpu/drm/i915/i915_drv.h | 1 +
> include/drm/i915_pciids.h | 4 ++--
> 2 files changed, 3 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
> index ccb5403..e60df36 100644
> --- a/drivers/gpu/drm/i915/i915_drv.h
> +++ b/drivers/gpu/drm/i915/i915_drv.h
> @@ -2375,6 +2375,7 @@ struct drm_i915_cmd_table {
> (INTEL_DEVID(dev) & 0xFF00) == 0x0C00)
> #define IS_BDW_ULT(dev) (IS_BROADWELL(dev) && \
> ((INTEL_DEVID(dev) & 0xf) == 0x6 || \
> + (INTEL_DEVID(dev) & 0xf) == 0xb || \
> (INTEL_DEVID(dev) & 0xf) == 0xe))
> #define IS_BDW_GT3(dev) (IS_BROADWELL(dev) && \
> (INTEL_DEVID(dev) & 0x00F0) == 0x0020)
> diff --git a/include/drm/i915_pciids.h b/include/drm/i915_pciids.h
> index 180ad0e..d016dc5 100644
> --- a/include/drm/i915_pciids.h
> +++ b/include/drm/i915_pciids.h
> @@ -214,9 +214,9 @@
> INTEL_VGA_DEVICE((((gt) - 1) << 4) | (id), info)
>
> #define _INTEL_BDW_M_IDS(gt, info) \
> - _INTEL_BDW_M(gt, 0x1602, info), /* ULT */ \
> + _INTEL_BDW_M(gt, 0x1602, info), /* Halo */ \
> _INTEL_BDW_M(gt, 0x1606, info), /* ULT */ \
> - _INTEL_BDW_M(gt, 0x160B, info), /* Iris */ \
> + _INTEL_BDW_M(gt, 0x160B, info), /* ULT */ \
> _INTEL_BDW_M(gt, 0x160E, info) /* ULX */
>
> #define _INTEL_BDW_D_IDS(gt, info) \
> --
> 2.1.0
>
--
Jani Nikula, Intel Open Source Technology Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
prev parent reply other threads:[~2015-02-23 9:36 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-01-21 19:46 [PATCH] drm/i915/bdw: PCI IDs ending in 0xb are ULT Rodrigo Vivi
2015-02-23 9:37 ` Jani Nikula [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87ioetq87y.fsf@intel.com \
--to=jani.nikula@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=rodrigo.vivi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.