All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <87jzn4ctks.ffs@tglx>

diff --git a/a/1.txt b/N1/1.txt
index 3a3b5c0..acd4d61 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -47,6 +47,6 @@ Thanks,
         tglx
 
 _______________________________________________
-linux-riscv mailing list
-linux-riscv@lists.infradead.org
-http://lists.infradead.org/mailman/listinfo/linux-riscv
+linux-arm-kernel mailing list
+linux-arm-kernel@lists.infradead.org
+http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
diff --git a/a/content_digest b/N1/content_digest
index c981de7..f13ec4b 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -10,17 +10,18 @@
   Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
   Frank Rowand <frowand.list@gmail.com>
  " Conor Dooley <conor+dt@kernel.org>\0"
- "Cc\0Anup Patel <apatel@ventanamicro.com>"
-  devicetree@vger.kernel.org
-  Saravana Kannan <saravanak@google.com>
-  Marc Zyngier <maz@kernel.org>
-  Anup Patel <anup@brainfault.org>
-  linux-kernel@vger.kernel.org
+ "Cc\0Marc Zyngier <maz@kernel.org>"
  " Bj\303\266rn T\303\266pel <bjorn@kernel.org>"
   Atish Patra <atishp@atishpatra.org>
+  Andrew Jones <ajones@ventanamicro.com>
+  Sunil V L <sunilvl@ventanamicro.com>
+  Saravana Kannan <saravanak@google.com>
+  Anup Patel <anup@brainfault.org>
   linux-riscv@lists.infradead.org
   linux-arm-kernel@lists.infradead.org
- " Andrew Jones <ajones@ventanamicro.com>\0"
+  linux-kernel@vger.kernel.org
+  devicetree@vger.kernel.org
+ " Anup Patel <apatel@ventanamicro.com>\0"
  "\00:1\0"
  "b\0"
  "On Sat, Jan 27 2024 at 21:47, Anup Patel wrote:\n"
@@ -72,8 +73,8 @@
  "        tglx\n"
  "\n"
  "_______________________________________________\n"
- "linux-riscv mailing list\n"
- "linux-riscv@lists.infradead.org\n"
- http://lists.infradead.org/mailman/listinfo/linux-riscv
+ "linux-arm-kernel mailing list\n"
+ "linux-arm-kernel@lists.infradead.org\n"
+ http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
 
-2f09656036b2497e09bb03329c56d0e5d7c155c6bd0e1fb7e6e351c99f92c491
+80bfdc2166bb81b478648bfc61822be391f3f8869277218728d1c1c7bb3479fa

diff --git a/a/1.txt b/N2/1.txt
index 3a3b5c0..fd2a3b4 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -45,8 +45,3 @@ instances for the not onlined CPUs are set up, no?
 Thanks,
 
         tglx
-
-_______________________________________________
-linux-riscv mailing list
-linux-riscv@lists.infradead.org
-http://lists.infradead.org/mailman/listinfo/linux-riscv
diff --git a/a/content_digest b/N2/content_digest
index c981de7..e665843 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -10,17 +10,18 @@
   Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
   Frank Rowand <frowand.list@gmail.com>
  " Conor Dooley <conor+dt@kernel.org>\0"
- "Cc\0Anup Patel <apatel@ventanamicro.com>"
-  devicetree@vger.kernel.org
-  Saravana Kannan <saravanak@google.com>
-  Marc Zyngier <maz@kernel.org>
-  Anup Patel <anup@brainfault.org>
-  linux-kernel@vger.kernel.org
+ "Cc\0Marc Zyngier <maz@kernel.org>"
  " Bj\303\266rn T\303\266pel <bjorn@kernel.org>"
   Atish Patra <atishp@atishpatra.org>
+  Andrew Jones <ajones@ventanamicro.com>
+  Sunil V L <sunilvl@ventanamicro.com>
+  Saravana Kannan <saravanak@google.com>
+  Anup Patel <anup@brainfault.org>
   linux-riscv@lists.infradead.org
   linux-arm-kernel@lists.infradead.org
- " Andrew Jones <ajones@ventanamicro.com>\0"
+  linux-kernel@vger.kernel.org
+  devicetree@vger.kernel.org
+ " Anup Patel <apatel@ventanamicro.com>\0"
  "\00:1\0"
  "b\0"
  "On Sat, Jan 27 2024 at 21:47, Anup Patel wrote:\n"
@@ -69,11 +70,6 @@
  "\n"
  "Thanks,\n"
  "\n"
- "        tglx\n"
- "\n"
- "_______________________________________________\n"
- "linux-riscv mailing list\n"
- "linux-riscv@lists.infradead.org\n"
- http://lists.infradead.org/mailman/listinfo/linux-riscv
+         tglx
 
-2f09656036b2497e09bb03329c56d0e5d7c155c6bd0e1fb7e6e351c99f92c491
+6f280ff45360d8bbd813954cdc2fdd8502fd00f6ff4b9cc8af5c14ed45082608

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.