From: Gregory CLEMENT <gregory.clement@bootlin.com>
To: Miquel Raynal <miquel.raynal@bootlin.com>
Cc: Jason Cooper <jason@lakedaemon.net>, Andrew Lunn <andrew@lunn.ch>,
Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>,
devicetree@vger.kernel.org, Nadav Haklai <nadavh@marvell.com>,
Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
Antoine Tenart <antoine.tenart@bootlin.com>,
Maxime Chevallier <maxime.chevallier@bootlin.com>,
Marc Zyngier <marc.zyngier@arm.com>
Subject: Re: [PATCH v8 2/2] arm64: dts: marvell: add CP110 ICU SEI subnode
Date: Wed, 03 Oct 2018 09:45:03 +0200 [thread overview]
Message-ID: <87k1mzmq2o.fsf@bootlin.com> (raw)
In-Reply-To: <20181003072515.20121-2-miquel.raynal@bootlin.com> (Miquel Raynal's message of "Wed, 3 Oct 2018 09:25:15 +0200")
Hi Miquel,
On mer., oct. 03 2018, Miquel Raynal <miquel.raynal@bootlin.com> wrote:
> The ICU handles several interrupt groups, each of them being a subpart
> of the ICU node.
>
> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
Applied on mvebu/dt64
Thanks,
Gregory
> ---
>
> This patch is one of the two patches remaining from the series:
> "Add System Error Interrupt support to Armada SoCs".
>
> Changes since v7:
> -----------------
> * Rebased on top of mvebu/dt64
>
>
> arch/arm64/boot/dts/marvell/armada-cp110.dtsi | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/marvell/armada-cp110.dtsi b/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
> index b1e688e0ce22..b9d9f31e3ba1 100644
> --- a/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
> +++ b/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
> @@ -193,6 +193,14 @@
> interrupt-controller;
> msi-parent = <&gicp>;
> };
> +
> + CP110_LABEL(icu_sei): interrupt-controller@50 {
> + compatible = "marvell,cp110-icu-sei";
> + reg = <0x50 0x10>;
> + #interrupt-cells = <2>;
> + interrupt-controller;
> + msi-parent = <&sei>;
> + };
> };
>
> CP110_LABEL(rtc): rtc@284000 {
> --
> 2.17.1
>
--
Gregory Clement, Bootlin
Embedded Linux and Kernel engineering
http://bootlin.com
next prev parent reply other threads:[~2018-10-03 14:32 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-10-03 7:25 [PATCH v8 1/2] arm64: dts: marvell: use new bindings for CP110 interrupts Miquel Raynal
2018-10-03 7:25 ` [PATCH v8 2/2] arm64: dts: marvell: add CP110 ICU SEI subnode Miquel Raynal
2018-10-03 7:45 ` Gregory CLEMENT [this message]
2018-10-03 7:44 ` [PATCH v8 1/2] arm64: dts: marvell: use new bindings for CP110 interrupts Gregory CLEMENT
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87k1mzmq2o.fsf@bootlin.com \
--to=gregory.clement@bootlin.com \
--cc=andrew@lunn.ch \
--cc=antoine.tenart@bootlin.com \
--cc=devicetree@vger.kernel.org \
--cc=jason@lakedaemon.net \
--cc=marc.zyngier@arm.com \
--cc=maxime.chevallier@bootlin.com \
--cc=miquel.raynal@bootlin.com \
--cc=nadavh@marvell.com \
--cc=sebastian.hesselbarth@gmail.com \
--cc=thomas.petazzoni@bootlin.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.