From mboxrd@z Thu Jan  1 00:00:00 1970
From: Jani Nikula <jani.nikula@linux.intel.com>
Subject: Re: [PATCH 1/3] drm/edid: Fix up clock for CEA/HDMI
	modes specified via detailed timings
Date: Tue, 20 Oct 2015 09:31:57 +0300
Message-ID: <87k2qiyrs2.fsf@intel.com>
References: <1444293814-1766-1-git-send-email-ville.syrjala@linux.intel.com>
 <1444321351.26505.93.camel@redhat.com>
 <20151008165516.GF3383@phenom.ffwll.local> <87a8rs71ml.fsf@intel.com>
 <20151019155645.GG13786@phenom.ffwll.local>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <20151019155645.GG13786@phenom.ffwll.local>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: Daniel Vetter <daniel@ffwll.ch>
Cc: intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org
List-Id: dri-devel@lists.freedesktop.org

T24gTW9uLCAxOSBPY3QgMjAxNSwgRGFuaWVsIFZldHRlciA8ZGFuaWVsQGZmd2xsLmNoPiB3cm90
ZToKPiBPbiBGcmksIE9jdCAwOSwgMjAxNSBhdCAwMTo1NDo1OFBNICswMzAwLCBKYW5pIE5pa3Vs
YSB3cm90ZToKPj4gT24gVGh1LCAwOCBPY3QgMjAxNSwgRGFuaWVsIFZldHRlciA8ZGFuaWVsQGZm
d2xsLmNoPiB3cm90ZToKPj4gPiBPbiBUaHUsIE9jdCAwOCwgMjAxNSBhdCAxMjoyMjozMVBNIC0w
NDAwLCBBZGFtIEphY2tzb24gd3JvdGU6Cj4+ID4+IE9uIFRodSwgMjAxNS0xMC0wOCBhdCAxMTo0
MyArMDMwMCwgdmlsbGUuc3lyamFsYUBsaW51eC5pbnRlbC5jb20gd3JvdGU6Cj4+ID4+ID4gRnJv
bTogVmlsbGUgU3lyasOkbMOkIDx2aWxsZS5zeXJqYWxhQGxpbnV4LmludGVsLmNvbT4KPj4gPj4g
PiAKPj4gPj4gPiBFRElEIGRldGFpbGVkIHRpbWluZ3MgaGF2ZSBhIHJlc29sdXRpb24gb2YgMTBr
SHogZm9yIHRoZSBwaXhlbCBjbG9jaywgc28KPj4gPj4gPiB0aGV5IGNhbid0IHJlcHJlc2VudCBj
ZXJ0YWluIENFQS9IRE1JIG1vZGVzIGFjY3VyYXRlbHkuIElmIHdlIHNlZSBhIG1vZGUKPj4gPj4g
PiBjb21pbmcgaW4gdmlhIGRldGFpbGVkIHRpbWluZ3Mgd2hpY2ggb3RoZXJ3aXNlIG1hdGNoZXMg
b25lIG9mIHRoZQo+PiA+PiA+IENFQS9IRE1JIG1vZGVzIGV4Y2VwdCB0aGUgY2xvY2sgaXMganVz
dCBhIGJpdCBvZmYsIGxldCdzIGFzc3VtZSB0aGF0IHRoZQo+PiA+PiA+IGludGVudGlvbiB3YXMg
Zm9yIHRoYXQgbW9kZSB0byBiZSBvbmUgb2YgdGhlIENFQS9IRE1JIG1vZGVzIGFuZCBnbyBhaGVh
ZAo+PiA+PiA+IGFuZCBmaXggdXAgdGhlIGNsb2NrIHRvIG1hdGNoIHRoZSBDRUEvSERNSSBzcGVj
IGV4YWN0bHkgKHdlbGwsIGFzIGNsb3NlCj4+ID4+ID4gYXMgd2UgY2FuIGdldCB3aXRoIHRoZSAx
IGtIeiByZXNvbHV0aW9uIHdlIHVzZSkuCj4+ID4+ID4gCj4+ID4+ID4gVGhpcyBzaG91bGQgaGVs
cCBjb2RlIHRoYXQncyBsb29raW5nIGZvciBhbiBleGFjdCBjbG9jayBtYXRjaCAoZWcuIGk5MTUK
Pj4gPj4gPiBhdWRpbyBOL0NUUyBzZXR1cCkuCj4+ID4+IAo+PiA+PiBMb29rcyBsaWtlIGEgc2Fu
ZSBzZXQgb2YgY2hhbmdlcy4gIFNlcmllcyBpczoKPj4gPj4gCj4+ID4+IFJldmlld2VkLWJ5OiBB
ZGFtIEphY2tzb24gPGFqYXhAcmVkaGF0LmNvbT4KPj4gPgo+PiA+IE1lcmdlZCB0aGUgZmlyc3Qg
dHdvIHBhdGNoZXMgdG8gZHJtLW1pc2MgKHRoZSBsYXRlciBvbmUgaGFzIGNvbmZsaWN0cyB3aXRo
Cj4+ID4gdGhlIGxhY2sgb2YgZHJtLWludGVsLW5leHQsIHNvIGNhbiBwdWxsIGl0IGluIG9ubHkg
YWZ0ZXIgYSByZWJhc2UpLgo+PiAKPj4gVGhpcyBpcyBuZWVkZWQgaW4gdjQuMy4KPgo+IE9rLCBh
ZnRlciBmaXJzdCBkcm9wcGluZyB0aGVtIEkgbm93IHJlYXBwbGllZCB0aGVtIGFnYWluIGZvciA0
LjQuCj4gSG9wZWZ1bGx5IHdlJ3JlIGNvbnZlcmdpbmcgb24gdGhpcyBoZXJlIG5vdyB3cnQgbWFp
bnRhaW5lciBmdW1ibGVzIDstKQoKWWVhaCwgYXBvbG9naWVzLCBteSBiYWQuIEkgdGhvdWdodCB3
ZSBuZWVkZWQgdGhlbSB0byBmaXggYW4gaXNzdWUgaW4gb3VyCjRrIEhETUkgYXVkaW8sIGJ1dCB3
ZSBoYXZlbid0IGludHJvZHVjZWQgdGhlIGlzc3VlIHRvIHY0LjMgeWV0LgoKQlIsCkphbmkuCgoK
Pgo+IFRoYW5rcywgRGFuaWVsCj4gLS0gCj4gRGFuaWVsIFZldHRlcgo+IFNvZnR3YXJlIEVuZ2lu
ZWVyLCBJbnRlbCBDb3Jwb3JhdGlvbgo+IGh0dHA6Ly9ibG9nLmZmd2xsLmNoCgotLSAKSmFuaSBO
aWt1bGEsIEludGVsIE9wZW4gU291cmNlIFRlY2hub2xvZ3kgQ2VudGVyCl9fX19fX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCkludGVsLWdmeCBtYWlsaW5nIGxpc3QK
SW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwOi8vbGlzdHMuZnJlZWRlc2t0b3Au
b3JnL21haWxtYW4vbGlzdGluZm8vaW50ZWwtZ2Z4Cg==