All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jani Nikula <jani.nikula@linux.intel.com>
To: Mika Kahola <mika.kahola@intel.com>, intel-gfx@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH] drm/i915/display: Skip state verification with TBT-ALT mode
Date: Mon, 27 Nov 2023 18:47:22 +0200	[thread overview]
Message-ID: <87o7ff87ol.fsf@intel.com> (raw)
In-Reply-To: <20231127154702.979401-1-mika.kahola@intel.com>

On Mon, 27 Nov 2023, Mika Kahola <mika.kahola@intel.com> wrote:
> With TBT-ALT mode we are not programming C20 chip PLL's and
> hence we don't need to check state verification. We don't
> need to program DP link signal levels i.e.pre-emphasis and
> voltage swing either.
>
> This patch fixes dmesg errors like this one
>
> "[drm] ERROR PHY F Write 0c06 failed after 3 retries."
>
> Signed-off-by: Mika Kahola <mika.kahola@intel.com>
> ---
>  drivers/gpu/drm/i915/display/intel_cx0_phy.c | 7 +++++++
>  1 file changed, 7 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_cx0_phy.c b/drivers/gpu/drm/i915/display/intel_cx0_phy.c
> index a8fa76580802..3a30cffd450c 100644
> --- a/drivers/gpu/drm/i915/display/intel_cx0_phy.c
> +++ b/drivers/gpu/drm/i915/display/intel_cx0_phy.c
> @@ -418,6 +418,10 @@ void intel_cx0_phy_set_signal_levels(struct intel_encoder *encoder,
>  	u8 owned_lane_mask = intel_cx0_get_owned_lane_mask(i915, encoder);
>  	intel_wakeref_t wakeref;
>  	int n_entries, ln;
> +	struct intel_digital_port *dig_port = enc_to_dig_port(encoder);
> +
> +	if (intel_tc_port_in_tbt_alt_mode(dig_port))
> +		return;
>  
>  	wakeref = intel_cx0_phy_transaction_begin(encoder);
>  
> @@ -3136,6 +3140,9 @@ void intel_cx0pll_state_verify(struct intel_atomic_state *state,
>  	encoder = intel_get_crtc_new_encoder(state, new_crtc_state);
>  	phy = intel_port_to_phy(i915, encoder->port);
>  
> +	if (intel_tc_port_in_tbt_alt_mode(enc_to_dig_port(encoder)))
> +		return;
> +

Shouldn't we read and ensure it's disabled?

>  	intel_cx0pll_readout_hw_state(encoder, &mpll_hw_state);
>  
>  	if (intel_is_c10phy(i915, phy))

-- 
Jani Nikula, Intel

  reply	other threads:[~2023-11-27 16:47 UTC|newest]

Thread overview: 12+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-11-27 15:47 [Intel-gfx] [PATCH] drm/i915/display: Skip state verification with TBT-ALT mode Mika Kahola
2023-11-27 16:47 ` Jani Nikula [this message]
2023-11-27 18:32   ` Gustavo Sousa
2023-11-28 11:13     ` Kahola, Mika
2023-11-27 18:17 ` Gustavo Sousa
2023-11-28 10:50   ` Kahola, Mika
2023-11-27 18:59 ` [Intel-gfx] ✗ Fi.CI.BAT: failure for " Patchwork
2023-11-28 13:55 ` Patchwork
2023-11-29  3:58 ` Patchwork
2023-11-29  4:43 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2023-11-29 12:09 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
  -- strict thread matches above, loose matches on Subject: below --
2023-11-29 12:22 [Intel-gfx] [PATCH] " Mika Kahola

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=87o7ff87ol.fsf@intel.com \
    --to=jani.nikula@linux.intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=mika.kahola@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.