From: Marc Zyngier <maz@kernel.org>
To: Peter Geis <pgwipeout@gmail.com>
Cc: linux-rockchip@lists.infradead.org,
"Lorenzo Pieralisi" <lorenzo.pieralisi@arm.com>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Heiko Stuebner" <heiko@sntech.de>,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v9 3/5] PCI: rockchip-dwc: Add legacy interrupt support
Date: Fri, 29 Apr 2022 19:07:02 +0100 [thread overview]
Message-ID: <87o80j9321.wl-maz@kernel.org> (raw)
In-Reply-To: <20220429123832.2376381-4-pgwipeout@gmail.com>
On Fri, 29 Apr 2022 13:38:29 +0100,
Peter Geis <pgwipeout@gmail.com> wrote:
>
> The legacy interrupts on the rk356x PCIe controller are handled by a
> single muxed interrupt. Add IRQ domain support to the pcie-dw-rockchip
> driver to support the virtual domain.
>
> Signed-off-by: Peter Geis <pgwipeout@gmail.com>
Reviewed-by: Marc Zyngier <maz@kernel.org>
M.
--
Without deviation from the norm, progress is not possible.
WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <maz@kernel.org>
To: Peter Geis <pgwipeout@gmail.com>
Cc: linux-rockchip@lists.infradead.org,
"Lorenzo Pieralisi" <lorenzo.pieralisi@arm.com>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Heiko Stuebner" <heiko@sntech.de>,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v9 3/5] PCI: rockchip-dwc: Add legacy interrupt support
Date: Fri, 29 Apr 2022 19:07:02 +0100 [thread overview]
Message-ID: <87o80j9321.wl-maz@kernel.org> (raw)
In-Reply-To: <20220429123832.2376381-4-pgwipeout@gmail.com>
On Fri, 29 Apr 2022 13:38:29 +0100,
Peter Geis <pgwipeout@gmail.com> wrote:
>
> The legacy interrupts on the rk356x PCIe controller are handled by a
> single muxed interrupt. Add IRQ domain support to the pcie-dw-rockchip
> driver to support the virtual domain.
>
> Signed-off-by: Peter Geis <pgwipeout@gmail.com>
Reviewed-by: Marc Zyngier <maz@kernel.org>
M.
--
Without deviation from the norm, progress is not possible.
_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip
WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <maz@kernel.org>
To: Peter Geis <pgwipeout@gmail.com>
Cc: linux-rockchip@lists.infradead.org,
"Lorenzo Pieralisi" <lorenzo.pieralisi@arm.com>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Heiko Stuebner" <heiko@sntech.de>,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v9 3/5] PCI: rockchip-dwc: Add legacy interrupt support
Date: Fri, 29 Apr 2022 19:07:02 +0100 [thread overview]
Message-ID: <87o80j9321.wl-maz@kernel.org> (raw)
In-Reply-To: <20220429123832.2376381-4-pgwipeout@gmail.com>
On Fri, 29 Apr 2022 13:38:29 +0100,
Peter Geis <pgwipeout@gmail.com> wrote:
>
> The legacy interrupts on the rk356x PCIe controller are handled by a
> single muxed interrupt. Add IRQ domain support to the pcie-dw-rockchip
> driver to support the virtual domain.
>
> Signed-off-by: Peter Geis <pgwipeout@gmail.com>
Reviewed-by: Marc Zyngier <maz@kernel.org>
M.
--
Without deviation from the norm, progress is not possible.
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-04-29 18:07 UTC|newest]
Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-29 12:38 [PATCH v9 0/5] Enable rk356x PCIe controller Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-04-29 12:38 ` [PATCH v9 1/5] dt-bindings: PCI: Remove fallback from Rockchip DesignWare binding Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-04-29 12:38 ` [PATCH v9 2/5] PCI: rockchip-dwc: Reset core at driver probe Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-05-11 13:50 ` Lorenzo Pieralisi
2022-05-11 13:50 ` Lorenzo Pieralisi
2022-05-11 13:50 ` Lorenzo Pieralisi
2022-05-11 14:26 ` Peter Geis
2022-05-11 14:26 ` Peter Geis
2022-05-11 14:26 ` Peter Geis
2022-05-11 15:00 ` Lorenzo Pieralisi
2022-05-11 15:00 ` Lorenzo Pieralisi
2022-05-11 15:00 ` Lorenzo Pieralisi
2022-05-11 15:23 ` Heiko Stübner
2022-05-11 15:23 ` Heiko Stübner
2022-05-11 15:23 ` Heiko Stübner
2022-04-29 12:38 ` [PATCH v9 3/5] PCI: rockchip-dwc: Add legacy interrupt support Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-04-29 18:07 ` Marc Zyngier [this message]
2022-04-29 18:07 ` Marc Zyngier
2022-04-29 18:07 ` Marc Zyngier
2022-04-29 12:38 ` [PATCH v9 4/5] arm64: dts: rockchip: Add rk3568 PCIe2x1 controller Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-05-15 19:17 ` Heiko Stübner
2022-05-15 19:17 ` Heiko Stübner
2022-05-15 19:17 ` Heiko Stübner
2022-04-29 12:38 ` [PATCH v9 5/5] arm64: dts: rockchip: Enable PCIe controller on quartz64-a Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-04-29 12:38 ` Peter Geis
2022-05-10 21:11 ` [PATCH v9 0/5] Enable rk356x PCIe controller Peter Geis
2022-05-10 21:11 ` Peter Geis
2022-05-10 21:11 ` Peter Geis
2022-05-10 21:15 ` Heiko Stübner
2022-05-10 21:15 ` Heiko Stübner
2022-05-10 21:15 ` Heiko Stübner
2022-05-11 15:15 ` (subset) " Lorenzo Pieralisi
2022-05-11 15:15 ` Lorenzo Pieralisi
2022-05-11 15:15 ` Lorenzo Pieralisi
2022-05-15 19:47 ` Heiko Stuebner
2022-05-15 19:47 ` Heiko Stuebner
2022-05-15 19:47 ` Heiko Stuebner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87o80j9321.wl-maz@kernel.org \
--to=maz@kernel.org \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=heiko@sntech.de \
--cc=kw@linux.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=pgwipeout@gmail.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.