From: Jani Nikula <jani.nikula@linux.intel.com>
To: Ville Syrjala <ville.syrjala@linux.intel.com>,
intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 0/7] drm/i915: bdw+ pipe interrupt stuff
Date: Thu, 06 Jun 2024 14:44:59 +0300 [thread overview]
Message-ID: <87plsu9txg.fsf@intel.com> (raw)
In-Reply-To: <20240605111832.21373-1-ville.syrjala@linux.intel.com>
On Wed, 05 Jun 2024, Ville Syrjala <ville.syrjala@linux.intel.com> wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> Clean up the bdw+ pipe interrupt bits, and enable some new fault
> interrupts on tgl+ and mtl+.
Some clarifications needed on patch 6, but overall
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
>
> Ville Syrjälä (7):
> drm/i915: Use REG_BIT() for bdw+ pipe interrupts
> drm/i915: Document bdw+ pipe interrupt bits
> drm/i915: Sort bdw+ pipe interrupt bits
> drm/i915: Extend GEN9_PIPE_PLANE_FLIP_DONE() to cover all universal
> planes
> drm/i915: Nuke the intermediate pipe fault bitmasks
> drm/i915: Enable pipeDMC fault interrupts on tgl+
> drm/i915: Enable plane/pipeDMC ATS fault interrupts on mtl
>
> .../gpu/drm/i915/display/intel_display_irq.c | 49 ++++++++++--
> drivers/gpu/drm/i915/i915_reg.h | 80 ++++++++-----------
> 2 files changed, 79 insertions(+), 50 deletions(-)
--
Jani Nikula, Intel
prev parent reply other threads:[~2024-06-06 11:45 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-06-05 11:18 [PATCH 0/7] drm/i915: bdw+ pipe interrupt stuff Ville Syrjala
2024-06-05 11:18 ` [PATCH 1/7] drm/i915: Use REG_BIT() for bdw+ pipe interrupts Ville Syrjala
2024-06-05 11:18 ` [PATCH 2/7] drm/i915: Document bdw+ pipe interrupt bits Ville Syrjala
2024-06-05 11:18 ` [PATCH 3/7] drm/i915: Sort " Ville Syrjala
2024-06-05 11:18 ` [PATCH 4/7] drm/i915: Extend GEN9_PIPE_PLANE_FLIP_DONE() to cover all universal planes Ville Syrjala
2024-06-06 11:31 ` Jani Nikula
2024-06-05 11:18 ` [PATCH 5/7] drm/i915: Nuke the intermediate pipe fault bitmasks Ville Syrjala
2024-06-05 11:18 ` [PATCH 6/7] drm/i915: Enable pipeDMC fault interrupts on tgl+ Ville Syrjala
2024-06-06 11:43 ` Jani Nikula
2024-06-06 12:56 ` Ville Syrjälä
2024-06-05 11:18 ` [PATCH 7/7] drm/i915: Enable plane/pipeDMC ATS fault interrupts on mtl Ville Syrjala
2024-06-05 14:09 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: bdw+ pipe interrupt stuff Patchwork
2024-06-05 14:18 ` ✓ Fi.CI.BAT: success " Patchwork
2024-06-05 18:41 ` ✗ Fi.CI.IGT: failure " Patchwork
2024-06-06 11:44 ` Jani Nikula [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87plsu9txg.fsf@intel.com \
--to=jani.nikula@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.