From: Baolu Lu <baolu.lu@linux.intel.com>
To: Jinhui Guo <guojinhui.liam@bytedance.com>,
dwmw2@infradead.org, joro@8bytes.org, will@kernel.org
Cc: iommu@lists.linux.dev, linux-kernel@vger.kernel.org,
stable@vger.kernel.org
Subject: Re: [PATCH v2 0/2] iommu/vt-d: Skip dev-iotlb flush for inaccessible PCIe device
Date: Tue, 20 Jan 2026 14:49:55 +0800 [thread overview]
Message-ID: <8908354f-4962-4ecb-85f1-b1c58ce45385@linux.intel.com> (raw)
In-Reply-To: <20251211035946.2071-1-guojinhui.liam@bytedance.com>
On 12/11/25 11:59, Jinhui Guo wrote:
> Hi, all
>
> We hit hard-lockups when the Intel IOMMU waits indefinitely for an ATS invalidation
> that cannot complete, especially under GDR high-load conditions.
>
> 1. Hard-lock when a passthrough PCIe NIC with ATS enabled link-down in Intel IOMMU
> non-scalable mode. Two scenarios exist: NIC link-down with an explicit link-down
> event and link-down without any event.
>
> a) NIC link-down with an explicit link-dow event.
> Call Trace:
> qi_submit_sync
> qi_flush_dev_iotlb
> __context_flush_dev_iotlb.part.0
> domain_context_clear_one_cb
> pci_for_each_dma_alias
> device_block_translation
> blocking_domain_attach_dev
> iommu_deinit_device
> __iommu_group_remove_device
> iommu_release_device
> iommu_bus_notifier
> blocking_notifier_call_chain
> bus_notify
> device_del
> pci_remove_bus_device
> pci_stop_and_remove_bus_device
> pciehp_unconfigure_device
> pciehp_disable_slot
> pciehp_handle_presence_or_link_change
> pciehp_ist
>
> b) NIC link-down without an event - hard-lock on VM destroy.
> Call Trace:
> qi_submit_sync
> qi_flush_dev_iotlb
> __context_flush_dev_iotlb.part.0
> domain_context_clear_one_cb
> pci_for_each_dma_alias
> device_block_translation
> blocking_domain_attach_dev
> __iommu_attach_device
> __iommu_device_set_domain
> __iommu_group_set_domain_internal
> iommu_detach_group
> vfio_iommu_type1_detach_group
> vfio_group_detach_container
> vfio_group_fops_release
> __fput
>
> 2. Hard-lock when a passthrough PCIe NIC with ATS enabled link-down in Intel IOMMU
> scalable mode; NIC link-down without an event hard-locks on VM destroy.
> Call Trace:
> qi_submit_sync
> qi_flush_dev_iotlb
> intel_pasid_tear_down_entry
> device_block_translation
> blocking_domain_attach_dev
> __iommu_attach_device
> __iommu_device_set_domain
> __iommu_group_set_domain_internal
> iommu_detach_group
> vfio_iommu_type1_detach_group
> vfio_group_detach_container
> vfio_group_fops_release
> __fput
>
> Fix both issues with two patches:
> 1. Skip dev-IOTLB flush for inaccessible devices in __context_flush_dev_iotlb() using
> pci_device_is_present().
> 2. Use pci_device_is_present() instead of pci_dev_is_disconnected() to decide when to
> skip ATS invalidation in devtlb_invalidation_with_pasid().
>
> Best Regards,
> Jinhui
>
> ---
> v1:https://lore.kernel.org/all/20251210171431.1589-1-
> guojinhui.liam@bytedance.com/
>
> Changelog in v1 -> v2 (suggested by Baolu Lu)
> - Simplify the pci_device_is_present() check in __context_flush_dev_iotlb().
> - Add Cc:stable@vger.kernel.org to both patches.
>
> Jinhui Guo (2):
> iommu/vt-d: Skip dev-iotlb flush for inaccessible PCIe device without
> scalable mode
> iommu/vt-d: Flush dev-IOTLB only when PCIe device is accessible in
> scalable mode
Queued for iommu next.
Thanks,
baolu
next prev parent reply other threads:[~2026-01-20 6:50 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-12-11 3:59 [PATCH v2 0/2] iommu/vt-d: Skip dev-iotlb flush for inaccessible PCIe device Jinhui Guo
2025-12-11 3:59 ` [PATCH v2 1/2] iommu/vt-d: Skip dev-iotlb flush for inaccessible PCIe device without scalable mode Jinhui Guo
2025-12-11 3:59 ` [PATCH v2 2/2] iommu/vt-d: Flush dev-IOTLB only when PCIe device is accessible in " Jinhui Guo
2025-12-18 8:04 ` Tian, Kevin
2025-12-18 8:04 ` Tian, Kevin
2025-12-22 11:19 ` Jinhui Guo
2025-12-23 4:06 ` Baolu Lu
2025-12-23 14:58 ` Jinhui Guo
2025-12-24 3:08 ` Tian, Kevin
2026-02-10 23:39 ` Bjorn Helgaas
2026-02-27 1:44 ` Samiullah Khawaja
2026-01-20 6:49 ` Baolu Lu [this message]
2026-03-01 3:50 ` [PATCH v2 0/2] iommu/vt-d: Skip dev-iotlb flush for inaccessible PCIe device Ethan Zhao
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=8908354f-4962-4ecb-85f1-b1c58ce45385@linux.intel.com \
--to=baolu.lu@linux.intel.com \
--cc=dwmw2@infradead.org \
--cc=guojinhui.liam@bytedance.com \
--cc=iommu@lists.linux.dev \
--cc=joro@8bytes.org \
--cc=linux-kernel@vger.kernel.org \
--cc=stable@vger.kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.