All of lore.kernel.org
 help / color / mirror / Atom feed
From: shuang.he@intel.com
To: shuang.he@intel.com, ethan.gao@intel.com,
	intel-gfx@lists.freedesktop.org,
	ander.conselvan.de.oliveira@intel.com
Subject: Re: [PATCH 7/7] drm/i915: Keep drm_crtc->state in sync with intel_crtc->config
Date: 15 Jan 2015 22:09:11 -0800	[thread overview]
Message-ID: <898e4a$d4q29j@FMSMGA003.fm.intel.com> (raw)
In-Reply-To: <1421326527-24906-8-git-send-email-ander.conselvan.de.oliveira@intel.com>

Tested-By: PRC QA PRTS (Patch Regression Test System Contact: shuang.he@intel.com)
Task id: 5586
-------------------------------------Summary-------------------------------------
Platform          Delta          drm-intel-nightly          Series Applied
PNV                 -1              353/353              352/353
ILK                                  353/353              353/353
SNB                                  400/422              400/422
IVB                                  487/487              487/487
BYT                                  296/296              296/296
HSW              +22-2              486/508              506/508
BDW                 -1              402/402              401/402
-------------------------------------Detailed-------------------------------------
Platform  Test                                drm-intel-nightly          Series Applied
*PNV  igt_gen3_render_linear_blits      PASS(4, M25M23)      CRASH(1, M23)
 HSW  igt_kms_cursor_crc_cursor-size-change      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_kms_fence_pin_leak      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_kms_flip_dpms-vs-vblank-race      DMESG_WARN(1, M40)PASS(1, M40)      DMESG_WARN(1, M40)
*HSW  igt_kms_flip_event_leak      NSPT(2, M40)PASS(3, M20)      PASS(1, M40)
 HSW  igt_kms_flip_flip-vs-dpms-off-vs-modeset      DMESG_WARN(2, M20M40)PASS(1, M40)      DMESG_WARN(1, M40)
 HSW  igt_kms_mmio_vs_cs_flip_setcrtc_vs_cs_flip      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_kms_mmio_vs_cs_flip_setplane_vs_cs_flip      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_lpsp_non-edp      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_cursor      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_cursor-dpms      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_dpms-mode-unset-non-lpsp      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_dpms-non-lpsp      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_drm-resources-equal      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_fences      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_fences-dpms      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_gem-execbuf      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_gem-mmap-cpu      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_gem-mmap-gtt      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_gem-pread      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_i2c      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_modeset-non-lpsp      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_modeset-non-lpsp-stress-no-wait      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_pci-d3-state      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
 HSW  igt_pm_rpm_rte      NSPT(1, M40)PASS(4, M20M40)      PASS(1, M40)
*BDW  igt_gem_concurrent_blit_gtt-rcs-early-read-interruptible      PASS(7, M30M28)      DMESG_WARN(1, M28)
Note: You need to pay more attention to line start with '*'
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

      reply	other threads:[~2015-01-16  6:22 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-01-15 12:55 [PATCH 0/7] Make drm_crtc->state match pipe_config Ander Conselvan de Oliveira
2015-01-15 12:55 ` [PATCH 1/7] drm/i915: Rename struct intel_crtc_config to intel_crtc_state Ander Conselvan de Oliveira
2015-01-15 12:55 ` [PATCH 2/7] drm/i915: Embedded struct drm_crtc_state in intel_crtc_state Ander Conselvan de Oliveira
2015-01-15 12:55 ` [PATCH 3/7] drm/i915: Pass new_config down do crtc_compute_clock Ander Conselvan de Oliveira
2015-01-15 12:55 ` [PATCH 4/7] drm/i915: Use local pipe_config varariable when available Ander Conselvan de Oliveira
2015-01-15 12:55 ` [PATCH 5/7] drm/i915: Make intel_crtc->config a pointer Ander Conselvan de Oliveira
2015-01-15 12:55 ` [PATCH 6/7] drm/i915: Improve how the memory for crtc state is allocated Ander Conselvan de Oliveira
2015-01-15 18:50   ` Matt Roper
2015-01-16  8:50     ` Ander Conselvan de Oliveira
2015-01-16 23:48   ` Matt Roper
2015-01-20  9:37     ` Daniel Vetter
2015-01-15 12:55 ` [PATCH 7/7] drm/i915: Keep drm_crtc->state in sync with intel_crtc->config Ander Conselvan de Oliveira
2015-01-16  6:09   ` shuang.he [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='898e4a$d4q29j@FMSMGA003.fm.intel.com' \
    --to=shuang.he@intel.com \
    --cc=ander.conselvan.de.oliveira@intel.com \
    --cc=ethan.gao@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.