From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43) id 1K1sEq-0001mT-JV for qemu-devel@nongnu.org; Thu, 29 May 2008 20:12:56 -0400 Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43) id 1K1sEp-0001mH-1w for qemu-devel@nongnu.org; Thu, 29 May 2008 20:12:55 -0400 Received: from [199.232.76.173] (port=41601 helo=monty-python.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1K1sEo-0001mE-TJ for qemu-devel@nongnu.org; Thu, 29 May 2008 20:12:54 -0400 Received: from savannah.gnu.org ([199.232.41.3]:48363 helo=sv.gnu.org) by monty-python.gnu.org with esmtps (TLS-1.0:RSA_AES_256_CBC_SHA1:32) (Exim 4.60) (envelope-from ) id 1K1sEo-0006RF-Me for qemu-devel@nongnu.org; Thu, 29 May 2008 20:12:54 -0400 Received: from cvs.savannah.gnu.org ([199.232.41.69]) by sv.gnu.org with esmtp (Exim 4.63) (envelope-from ) id 1K1sEn-0002rO-LG for qemu-devel@nongnu.org; Fri, 30 May 2008 00:12:53 +0000 Received: from ths by cvs.savannah.gnu.org with local (Exim 4.63) (envelope-from ) id 1K1sEn-0002rK-2X for qemu-devel@nongnu.org; Fri, 30 May 2008 00:12:53 +0000 MIME-Version: 1.0 Errors-To: ths Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit From: Thiemo Seufer Message-Id: Date: Fri, 30 May 2008 00:12:53 +0000 Subject: [Qemu-devel] [4622] Fix for 32-bit MIPS. Reply-To: qemu-devel@nongnu.org List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: qemu-devel@nongnu.org Revision: 4622 http://svn.sv.gnu.org/viewvc/?view=rev&root=qemu&revision=4622 Author: ths Date: 2008-05-30 00:12:52 +0000 (Fri, 30 May 2008) Log Message: ----------- Fix for 32-bit MIPS. Modified Paths: -------------- trunk/target-mips/translate.c Modified: trunk/target-mips/translate.c =================================================================== --- trunk/target-mips/translate.c 2008-05-29 18:29:05 UTC (rev 4621) +++ trunk/target-mips/translate.c 2008-05-30 00:12:52 UTC (rev 4622) @@ -1904,15 +1904,16 @@ { TCGv r_tmp1 = tcg_temp_new(TCG_TYPE_I64); TCGv r_tmp2 = tcg_temp_new(TCG_TYPE_I64); + TCGv r_tmp3 = tcg_temp_new(TCG_TYPE_I64); - tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]); - tcg_gen_ext32s_tl(cpu_T[1], cpu_T[1]); - tcg_gen_div_i64(r_tmp1, cpu_T[0], cpu_T[1]); - tcg_gen_rem_i64(r_tmp2, cpu_T[0], cpu_T[1]); - tcg_gen_ext32s_tl(r_tmp1, r_tmp1); - tcg_gen_ext32s_tl(r_tmp2, r_tmp2); - gen_store_LO(r_tmp1, 0); - gen_store_HI(r_tmp2, 0); + tcg_gen_ext_tl_i64(r_tmp1, cpu_T[0]); + tcg_gen_ext_tl_i64(r_tmp2, cpu_T[1]); + tcg_gen_div_i64(r_tmp3, r_tmp1, r_tmp2); + tcg_gen_rem_i64(r_tmp2, r_tmp1, r_tmp2); + tcg_gen_trunc_i64_tl(cpu_T[0], r_tmp3); + tcg_gen_trunc_i64_tl(cpu_T[1], r_tmp2); + gen_store_LO(cpu_T[0], 0); + gen_store_HI(cpu_T[1], 0); } gen_set_label(l1); }