From: Albert ARIBAUD <albert.u.boot@aribaud.net>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v5 2/2] socfpga: Adding DesignWare watchdog support
Date: Sat, 5 Jul 2014 00:26:08 +0200 [thread overview]
Message-ID: <E1X3Bvm-0002At-1h@janus> (raw)
In-Reply-To: <1402380664-2764-1-git-send-email-clsee@altera.com>
Hi Chin,
On Tue, 10 Jun 2014 01:11:04 -0500, Chin Liang See <clsee@altera.com>
wrote:
> To enable the DesignWare watchdog support at SOCFPGA
> Cyclone V dev kit.
>
> Signed-off-by: Chin Liang See <clsee@altera.com>
> Cc: Anatolij Gustschin <agust@denx.de>
> Cc: Albert Aribaud <albert.u.boot@aribaud.net>
> Cc: Heiko Schocher <hs@denx.de>
> Cc: Tom Rini <trini@ti.com>
> ---
> Changes for v5
> - Updated to latest code branch
> Changes for v4
> - Updated to latest code branch
> Changes for v3
> - Split to 2 series patch
> Changes for v2
> - Enable this driver at socfpga_cyclone5 board
> ---
> .../include/asm/arch-socfpga/socfpga_base_addrs.h | 1 +
> include/configs/socfpga_cyclone5.h | 14 ++++++++++++++
> 2 files changed, 15 insertions(+)
>
> diff --git a/arch/arm/include/asm/arch-socfpga/socfpga_base_addrs.h b/arch/arm/include/asm/arch-socfpga/socfpga_base_addrs.h
> index f564046..f2ecbbd 100644
> --- a/arch/arm/include/asm/arch-socfpga/socfpga_base_addrs.h
> +++ b/arch/arm/include/asm/arch-socfpga/socfpga_base_addrs.h
> @@ -11,6 +11,7 @@
> #define SOCFPGA_UART0_ADDRESS 0xffc02000
> #define SOCFPGA_UART1_ADDRESS 0xffc03000
> #define SOCFPGA_OSC1TIMER0_ADDRESS 0xffd00000
> +#define SOCFPGA_L4WD0_ADDRESS 0xffd02000
> #define SOCFPGA_CLKMGR_ADDRESS 0xffd04000
> #define SOCFPGA_RSTMGR_ADDRESS 0xffd05000
> #define SOCFPGA_SYSMGR_ADDRESS 0xffd08000
> diff --git a/include/configs/socfpga_cyclone5.h b/include/configs/socfpga_cyclone5.h
> index 0254249..34291c7 100644
> --- a/include/configs/socfpga_cyclone5.h
> +++ b/include/configs/socfpga_cyclone5.h
> @@ -206,6 +206,17 @@
> #define CONFIG_ENV_IS_NOWHERE
>
> /*
> + * L4 Watchdog
> + */
> +#define CONFIG_HW_WATCHDOG
> +#define CONFIG_HW_WATCHDOG_TIMEOUT_MS 2000
> +#define CONFIG_DESIGNWARE_WATCHDOG
> +#define CONFIG_DW_WDT_BASE SOCFPGA_L4WD0_ADDRESS
> +/* Clocks source frequency to watchdog timer */
> +#define CONFIG_DW_WDT_CLOCK_KHZ 25000
> +
> +
> +/*
> * SPL "Second Program Loader" aka Initial Software
> */
>
> @@ -237,4 +248,7 @@
> /* Support for lib/libgeneric.o in SPL binary */
> #define CONFIG_SPL_LIBGENERIC_SUPPORT
>
> +/* Support for watchdog */
> +#define CONFIG_SPL_WATCHDOG_SUPPORT
> +
> #endif /* __CONFIG_H */
Applied to u-boot-arm/master, thanks!
Amicalement,
--
Albert.
prev parent reply other threads:[~2014-07-04 22:26 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-06-10 6:11 [U-Boot] [PATCH v5 2/2] socfpga: Adding DesignWare watchdog support Chin Liang See
2014-07-04 22:26 ` Albert ARIBAUD [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=E1X3Bvm-0002At-1h@janus \
--to=albert.u.boot@aribaud.net \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.