From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.3 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 31C8EC433E0 for ; Sat, 26 Dec 2020 00:38:40 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 521CE221FE for ; Sat, 26 Dec 2020 00:38:39 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 521CE221FE Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=aurel32.net Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=MovJNkYIe+to0I8TyNgj/EbNKIy5MGTPcH1CHJg3FOU=; b=W7bF0TUno5Y+LM+ZPyXVmGiZ/ sHh1HTyMIDUIrCyME7KfR0Q2GUKy4Fkt0h5g0E5KaNuC956SGD/X7AfA9VYceXEwk15w9W/cahl8D RhqGm3wCtCrqAHr8nGcLiuSl/8nWb8oapjbSnXUd7ZgbpfWqD4vACOLl7jPaGKckR2EjPgpuYxBje NUMqMs0F+TCXK1u4Za8rJNIrVZJfCt3JL/acNHkIvY6mqb46nMvyB13ARHqbr9jQEX8KrvRTkeDfT VDA2p4o1saFtur+Co4dt4XND8xLcw6gFh7B5BOROVhzqc0HKvouZ2J5wdVl/A0jqWRgCSUw/fAf2o +Q00iN5UQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1ksxbJ-0005BG-1t; Sat, 26 Dec 2020 00:38:29 +0000 Received: from hall.aurel32.net ([2001:bc8:30d7:100::1]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1ksxbG-0005Ao-2W for linux-riscv@lists.infradead.org; Sat, 26 Dec 2020 00:38:27 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=aurel32.net ; s=202004.hall; h=In-Reply-To:Content-Type:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Content-Transfer-Encoding:From:Reply-To: Subject:Content-ID:Content-Description:X-Debbugs-Cc; bh=HDKYwVqxnSO78kPzjriOKumvWEUA5kK6eRl+PUX8PiE=; b=hS/KU5KpmpzH2Xmp6NEWhFaiWN 1tieLCIUKXYFRBYtMzRNeKDUgbGObRAuA61rC6FabjpQJhZvqL9ZNkgdwOXNRuJeAT0O89krXeVqi gXcz8OZPkv9g0r6/0MzZ90z3doQXeJy5DWX+WlRU8jl05X94wbs/C8Gh4Wvy0+T1J98+Pui4LwW1q AhxDG8Sst7oVcQxuOiijAMaECg0IuS8Y2LO0hTEseOR8cw/3kBxsZtYff0I15/ZNxOThoONWLvFk5 cx/fB7R5Z1aiEDSgSRUarrZBETNGfmrY/CluO8NVYAnKSZxkQwWE60ASEQR9NmPMLd1wQsFZqGa3A /n1VkOJg==; Received: from [2a01:e35:2fdd:a4e1:fe91:fc89:bc43:b814] (helo=ohm.rr44.fr) by hall.aurel32.net with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1ksxan-0007CO-0F; Sat, 26 Dec 2020 01:37:57 +0100 Received: from aurel32 by ohm.rr44.fr with local (Exim 4.94) (envelope-from ) id 1ksxal-001F6s-09; Sat, 26 Dec 2020 01:37:55 +0100 Date: Sat, 26 Dec 2020 01:37:54 +0100 From: Aurelien Jarno To: Atish Patra Subject: Re: [PATCH v3 4/5] RISC-V: Enable Microchip PolarFire ICICLE SoC Message-ID: Mail-Followup-To: Atish Patra , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Bin Meng , Cyril.Jean@microchip.com, Daire McNamara , Anup Patel , Anup Patel , Conor.Dooley@microchip.com, Rob Herring , Ivan.Griffin@microchip.com, Albert Ou , Alistair Francis , Paul Walmsley , Palmer Dabbelt , linux-riscv@lists.infradead.org References: <20201204085835.2406541-1-atish.patra@wdc.com> <20201204085835.2406541-5-atish.patra@wdc.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20201204085835.2406541-5-atish.patra@wdc.com> User-Agent: Mutt/2.0.2 (2020-11-20) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201225_193826_251169_C70776DF X-CRM114-Status: GOOD ( 14.03 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Anup Patel , Cyril.Jean@microchip.com, Daire McNamara , Anup Patel , Bin Meng , linux-kernel@vger.kernel.org, Conor.Dooley@microchip.com, Rob Herring , Ivan.Griffin@microchip.com, Paul Walmsley , Alistair Francis , linux-riscv@lists.infradead.org, Palmer Dabbelt , Albert Ou Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org On 2020-12-04 00:58, Atish Patra wrote: > Enable Microchip PolarFire ICICLE soc config in defconfig. > It allows the default upstream kernel to boot on PolarFire ICICLE board. > > Signed-off-by: Atish Patra > Reviewed-by: Anup Patel > Reviewed-by: Bin Meng > --- > arch/riscv/configs/defconfig | 4 ++++ > 1 file changed, 4 insertions(+) > > diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig > index d222d353d86d..2660fa05451e 100644 > --- a/arch/riscv/configs/defconfig > +++ b/arch/riscv/configs/defconfig > @@ -16,6 +16,7 @@ CONFIG_EXPERT=y > CONFIG_BPF_SYSCALL=y > CONFIG_SOC_SIFIVE=y > CONFIG_SOC_VIRT=y > +CONFIG_SOC_MICROCHIP_POLARFIRE=y > CONFIG_SMP=y > CONFIG_JUMP_LABEL=y > CONFIG_MODULES=y > @@ -79,6 +80,9 @@ CONFIG_USB_OHCI_HCD=y > CONFIG_USB_OHCI_HCD_PLATFORM=y > CONFIG_USB_STORAGE=y > CONFIG_USB_UAS=y > +CONFIG_SDHCI=y I guess this should be CONFIG_MMC_SDHCI=y > +CONFIG_MMC_SDHCI_PLTFM=y > +CONFIG_MMC_SDHCI_CADENCE=y > CONFIG_MMC=y > CONFIG_MMC_SPI=y > CONFIG_RTC_CLASS=y Regards, Aurelien -- Aurelien Jarno GPG: 4096R/1DDD8C9B aurelien@aurel32.net http://www.aurel32.net _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.3 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4A77BC433DB for ; Sat, 26 Dec 2020 01:18:15 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 0C36722228 for ; Sat, 26 Dec 2020 01:18:14 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726173AbgLZBR7 (ORCPT ); Fri, 25 Dec 2020 20:17:59 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37674 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726003AbgLZBR6 (ORCPT ); Fri, 25 Dec 2020 20:17:58 -0500 X-Greylist: delayed 2355 seconds by postgrey-1.37 at lindbergh.monkeyblade.net; Fri, 25 Dec 2020 17:17:17 PST Received: from hall.aurel32.net (hall.aurel32.net [IPv6:2001:bc8:30d7:100::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 38074C061757; Fri, 25 Dec 2020 17:17:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=aurel32.net ; s=202004.hall; h=In-Reply-To:Content-Type:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Content-Transfer-Encoding:From:Reply-To: Subject:Content-ID:Content-Description:X-Debbugs-Cc; bh=HDKYwVqxnSO78kPzjriOKumvWEUA5kK6eRl+PUX8PiE=; b=hS/KU5KpmpzH2Xmp6NEWhFaiWN 1tieLCIUKXYFRBYtMzRNeKDUgbGObRAuA61rC6FabjpQJhZvqL9ZNkgdwOXNRuJeAT0O89krXeVqi gXcz8OZPkv9g0r6/0MzZ90z3doQXeJy5DWX+WlRU8jl05X94wbs/C8Gh4Wvy0+T1J98+Pui4LwW1q AhxDG8Sst7oVcQxuOiijAMaECg0IuS8Y2LO0hTEseOR8cw/3kBxsZtYff0I15/ZNxOThoONWLvFk5 cx/fB7R5Z1aiEDSgSRUarrZBETNGfmrY/CluO8NVYAnKSZxkQwWE60ASEQR9NmPMLd1wQsFZqGa3A /n1VkOJg==; Received: from [2a01:e35:2fdd:a4e1:fe91:fc89:bc43:b814] (helo=ohm.rr44.fr) by hall.aurel32.net with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1ksxan-0007CO-0F; Sat, 26 Dec 2020 01:37:57 +0100 Received: from aurel32 by ohm.rr44.fr with local (Exim 4.94) (envelope-from ) id 1ksxal-001F6s-09; Sat, 26 Dec 2020 01:37:55 +0100 Date: Sat, 26 Dec 2020 01:37:54 +0100 From: Aurelien Jarno To: Atish Patra Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Bin Meng , Cyril.Jean@microchip.com, Daire McNamara , Anup Patel , Anup Patel , Conor.Dooley@microchip.com, Rob Herring , Ivan.Griffin@microchip.com, Albert Ou , Alistair Francis , Paul Walmsley , Palmer Dabbelt , linux-riscv@lists.infradead.org Subject: Re: [PATCH v3 4/5] RISC-V: Enable Microchip PolarFire ICICLE SoC Message-ID: Mail-Followup-To: Atish Patra , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Bin Meng , Cyril.Jean@microchip.com, Daire McNamara , Anup Patel , Anup Patel , Conor.Dooley@microchip.com, Rob Herring , Ivan.Griffin@microchip.com, Albert Ou , Alistair Francis , Paul Walmsley , Palmer Dabbelt , linux-riscv@lists.infradead.org References: <20201204085835.2406541-1-atish.patra@wdc.com> <20201204085835.2406541-5-atish.patra@wdc.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201204085835.2406541-5-atish.patra@wdc.com> User-Agent: Mutt/2.0.2 (2020-11-20) Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On 2020-12-04 00:58, Atish Patra wrote: > Enable Microchip PolarFire ICICLE soc config in defconfig. > It allows the default upstream kernel to boot on PolarFire ICICLE board. > > Signed-off-by: Atish Patra > Reviewed-by: Anup Patel > Reviewed-by: Bin Meng > --- > arch/riscv/configs/defconfig | 4 ++++ > 1 file changed, 4 insertions(+) > > diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig > index d222d353d86d..2660fa05451e 100644 > --- a/arch/riscv/configs/defconfig > +++ b/arch/riscv/configs/defconfig > @@ -16,6 +16,7 @@ CONFIG_EXPERT=y > CONFIG_BPF_SYSCALL=y > CONFIG_SOC_SIFIVE=y > CONFIG_SOC_VIRT=y > +CONFIG_SOC_MICROCHIP_POLARFIRE=y > CONFIG_SMP=y > CONFIG_JUMP_LABEL=y > CONFIG_MODULES=y > @@ -79,6 +80,9 @@ CONFIG_USB_OHCI_HCD=y > CONFIG_USB_OHCI_HCD_PLATFORM=y > CONFIG_USB_STORAGE=y > CONFIG_USB_UAS=y > +CONFIG_SDHCI=y I guess this should be CONFIG_MMC_SDHCI=y > +CONFIG_MMC_SDHCI_PLTFM=y > +CONFIG_MMC_SDHCI_CADENCE=y > CONFIG_MMC=y > CONFIG_MMC_SPI=y > CONFIG_RTC_CLASS=y Regards, Aurelien -- Aurelien Jarno GPG: 4096R/1DDD8C9B aurelien@aurel32.net http://www.aurel32.net