From: Bjorn Andersson <bjorn.andersson@linaro.org>
To: Vinod Koul <vkoul@kernel.org>
Cc: Stephen Boyd <sboyd@kernel.org>,
Vivek Aknurwar <viveka@codeaurora.org>,
Andy Gross <agross@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
Rob Herring <robh+dt@kernel.org>,
Taniya Das <tdas@codeaurora.org>,
linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Jeevan Shriram <jshriram@codeaurora.org>
Subject: Re: [PATCH 5/5] clk: qcom: gcc: Add clock driver for SM8350
Date: Thu, 3 Dec 2020 18:06:13 -0600 [thread overview]
Message-ID: <X8l9dRfo7qdRTAMe@builder.lan> (raw)
In-Reply-To: <20201203070241.2648874-6-vkoul@kernel.org>
On Thu 03 Dec 01:02 CST 2020, Vinod Koul wrote:
> diff --git a/drivers/clk/qcom/gcc-sm8350.c b/drivers/clk/qcom/gcc-sm8350.c
[..]
> +static int gcc_sm8350_probe(struct platform_device *pdev)
> +{
> + struct regmap *regmap;
> + int ret;
> +
> + regmap = qcom_cc_map(pdev, &gcc_sm8350_desc);
> + if (IS_ERR(regmap)) {
> + dev_err(&pdev->dev, "Failed to map gcc registers\n");
> + return PTR_ERR(regmap);
> + }
> +
> + ret = qcom_cc_register_rcg_dfs(regmap, gcc_dfs_clocks, ARRAY_SIZE(gcc_dfs_clocks));
> + if (ret)
> + return ret;
> +
> + /* FORCE_MEM_CORE_ON for ufs phy ice core clocks */
> + regmap_update_bits(regmap, gcc_ufs_phy_ice_core_clk.halt_reg, BIT(14), BIT(14));
> +
> + /*
> + * Enable clocks required by the i2c-connected pm8008 regulators. Don't
> + * register them with the clock framework so that client requests are
> + * short-circuited before grabbing the enable/prepare locks. This
> + * prevents deadlocks between the clk/regulator frameworks.
> + *
> + * gcc_qupv3_wrap_1_m_ahb_clk
> + * gcc_qupv3_wrap_1_s_ahb_clk
> + * gcc_qupv3_wrap1_s5_clk
> + */
Isn't this a workaround inherited from the downstream control of
regulators from within the clock core? Does this still apply upstream?
Regards,
Bjorn
> + regmap_update_bits(regmap, 0x52008, BIT(20), BIT(20));
> + regmap_update_bits(regmap, 0x52008, BIT(21), BIT(21));
> + regmap_update_bits(regmap, 0x52008, BIT(27), BIT(27));
> +
> + return qcom_cc_really_probe(pdev, &gcc_sm8350_desc, regmap);
> +}
> +
> +static struct platform_driver gcc_sm8350_driver = {
> + .probe = gcc_sm8350_probe,
> + .driver = {
> + .name = "sm8350-gcc",
> + .of_match_table = gcc_sm8350_match_table,
> + },
> +};
> +
> +static int __init gcc_sm8350_init(void)
> +{
> + return platform_driver_register(&gcc_sm8350_driver);
> +}
> +subsys_initcall(gcc_sm8350_init);
> +
> +static void __exit gcc_sm8350_exit(void)
> +{
> + platform_driver_unregister(&gcc_sm8350_driver);
> +}
> +module_exit(gcc_sm8350_exit);
> +
> +MODULE_DESCRIPTION("QTI GCC SM8350 Driver");
> +MODULE_LICENSE("GPL v2");
> --
> 2.26.2
>
next prev parent reply other threads:[~2020-12-04 0:07 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-12-03 7:02 [PATCH 0/5] Add clock drivers for SM8350 Vinod Koul
2020-12-03 7:02 ` [PATCH 1/5] dt-bindings: clock: Add RPMHCC bindings " Vinod Koul
2020-12-03 23:56 ` Bjorn Andersson
2020-12-03 7:02 ` [PATCH 2/5] clk: qcom: rpmh: add support for SM8350 rpmh clocks Vinod Koul
2020-12-03 23:55 ` Bjorn Andersson
2020-12-03 7:02 ` [PATCH 3/5] dt-bindings: clock: Add SM8350 GCC clock bindings Vinod Koul
2020-12-03 7:02 ` [PATCH 4/5] clk: qcom: clk-alpha-pll: Add support for Lucid 5LPE PLL Vinod Koul
2020-12-03 7:02 ` [PATCH 5/5] clk: qcom: gcc: Add clock driver for SM8350 Vinod Koul
2020-12-04 0:06 ` Bjorn Andersson [this message]
2020-12-04 4:35 ` Vinod Koul
2020-12-04 8:50 ` Taniya Das
2020-12-04 10:19 ` Vinod Koul
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=X8l9dRfo7qdRTAMe@builder.lan \
--to=bjorn.andersson@linaro.org \
--cc=agross@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jshriram@codeaurora.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=tdas@codeaurora.org \
--cc=viveka@codeaurora.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.