All of lore.kernel.org
 help / color / mirror / Atom feed
From: Lee Jones <lee@kernel.org>
To: William Breathitt Gray <william.gray@linaro.org>
Cc: "Biju Das" <biju.das.jz@bp.renesas.com>,
	linux-iio@vger.kernel.org,
	"Daniel Lezcano" <daniel.lezcano@linaro.org>,
	"Thierry Reding" <thierry.reding@gmail.com>,
	"Uwe Kleine-König" <u.kleine-koenig@pengutronix.de>,
	"Geert Uytterhoeven" <geert+renesas@glider.be>,
	"Chris Paterson" <chris.paterson2@renesas.com>,
	"Prabhakar Mahadev Lad" <prabhakar.mahadev-lad.rj@bp.renesas.com>,
	linux-renesas-soc@vger.kernel.org
Subject: Re: [PATCH v13 4/6] counter: Add Renesas RZ/G2L MTU3a counter driver
Date: Wed, 22 Feb 2023 15:35:57 +0000	[thread overview]
Message-ID: <Y/Y2XZ8Ns1DJkbSH@google.com> (raw)
In-Reply-To: <Y/YzylOMwUGK/Z0c@fedora>

On Wed, 22 Feb 2023, William Breathitt Gray wrote:

> On Wed, Feb 22, 2023 at 03:12:12PM +0000, Lee Jones wrote:
> > On Thu, 16 Feb 2023, Biju Das wrote:
> > 
> > > Add RZ/G2L MTU3a counter driver. This IP supports the following
> > > phase counting modes on MTU1 and MTU2 channels
> > > 
> > > 1) 16-bit phase counting modes on MTU1 and MTU2 channels.
> > > 2) 32-bit phase counting mode by cascading MTU1 and MTU2 channels.
> > > 
> > > This patch adds 3 counter value channels.
> > > 	count0: 16-bit phase counter value channel on MTU1
> > > 	count1: 16-bit phase counter value channel on MTU2
> > > 	count2: 32-bit phase counter value channel by cascading
> > >                 MTU1 and MTU2 channels.
> > > 
> > > The external input phase clock pin for the counter value channels
> > > are as follows:
> > > 	count0: "MTCLKA-MTCLKB"
> > > 	count1: "MTCLKA-MTCLKB" or "MTCLKC-MTCLKD"
> > > 	count2: "MTCLKA-MTCLKB" or "MTCLKC-MTCLKD"
> > > 
> > > Use the sysfs variable "external_input_phase_clock_select" to select the
> > > external input phase clock pin and "cascade_counts_enable" to enable/
> > > disable cascading of channels.
> > > 
> > > Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
> > > Reviewed-by: William Breathitt Gray <william.gray@linaro.org>
> > 
> > Hey William,
> > 
> > Is this a review or an ack?
> > 
> > It looks like there are deps on other patches in this set.  It's likely
> > that the whole set with to in together via one tree (probably MFD),
> > which I can make happen with the appropriate maintainer acks.
> 
> I reviewed just this patch in-depth so that's wherefore the Reviewed-by
> tag. However, I do approve of these changes so please apply my Ack as
> well if so neccessary to pick this up.
> 
> Acked-by: William Breathitt Gray <william.gray@linaro.org>

An Acked-by implies that it's been reviewed.

> One minor suggestion is to include MAINTAINERS entries for the new
> MTU3a core driver and PWM driver, but I'll yield to the respective
> subsystem maintainers regarding that matter.

It's not required for driver authors to become file maintainers.
However, if they wish to, that's their prerogative.

Thanks William, I hope all is well with you.

-- 
Lee Jones [李琼斯]

  reply	other threads:[~2023-02-22 15:41 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-02-16 20:38 [PATCH v13 0/6] Add RZ/G2L MTU3a Core, Counter and pwm driver Biju Das
2023-02-16 20:38 ` [PATCH v13 1/6] dt-bindings: timer: Document RZ/G2L MTU3a bindings Biju Das
2023-02-16 20:38 ` [PATCH v13 2/6] mfd: Add Renesas RZ/G2L MTU3a core driver Biju Das
2023-03-04 16:20   ` Lee Jones
2023-03-05  7:57     ` Lee Jones
2023-03-08 11:57       ` Biju Das
2023-03-06 20:45     ` Biju Das
2023-03-08 13:34       ` Lee Jones
2023-03-08 15:03         ` Biju Das
2023-03-08 15:33           ` Lee Jones
2023-03-08 15:42             ` Biju Das
2023-02-16 20:38 ` [PATCH v13 3/6] Documentation: ABI: sysfs-bus-counter: add cascade_counts_enable and external_input_phase_clock_select Biju Das
2023-02-16 20:38 ` [PATCH v13 4/6] counter: Add Renesas RZ/G2L MTU3a counter driver Biju Das
2023-02-22 15:12   ` Lee Jones
2023-02-22 15:24     ` William Breathitt Gray
2023-02-22 15:35       ` Lee Jones [this message]
2023-02-16 20:38 ` [PATCH v13 5/6] MAINTAINERS: Add entries for " Biju Das
2023-02-16 20:38 ` [PATCH v13 6/6] pwm: Add Renesas RZ/G2L MTU3a PWM driver Biju Das
2023-02-17 13:22   ` Biju Das
2023-03-06  7:41   ` Biju Das

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=Y/Y2XZ8Ns1DJkbSH@google.com \
    --to=lee@kernel.org \
    --cc=biju.das.jz@bp.renesas.com \
    --cc=chris.paterson2@renesas.com \
    --cc=daniel.lezcano@linaro.org \
    --cc=geert+renesas@glider.be \
    --cc=linux-iio@vger.kernel.org \
    --cc=linux-renesas-soc@vger.kernel.org \
    --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=thierry.reding@gmail.com \
    --cc=u.kleine-koenig@pengutronix.de \
    --cc=william.gray@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.