From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Badal Nilawar <badal.nilawar@intel.com>
Cc: intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH 0/5] i915: CAGF and RC6 changes for MTL
Date: Thu, 17 Nov 2022 17:06:28 -0500 [thread overview]
Message-ID: <Y3awZMrS2jMkgfbK@intel.com> (raw)
In-Reply-To: <20221114123348.3474216-1-badal.nilawar@intel.com>
On Mon, Nov 14, 2022 at 06:03:43PM +0530, Badal Nilawar wrote:
> This series includes the code changes to get CAGF, RC State and C6
> Residency of MTL.
>
> v3: Included "Use GEN12 RPSTAT register" patch
>
> v4:
> - Rebased
> - Dropped "Use GEN12 RPSTAT register" patch from this series
> going to send separate series for it
>
> v5:
> - Included "drm/i915/gt: Change RC6 residency functions to accept register
> ID's" based on code review feedback
>
> v6:
> - Addressed Jani N's review comments on "drm/i915/gt: Change RC6 residency
> functions to accept register ID's"
> - Re-add "drm/i915: Use GEN12_RPSTAT register for GT freq" to this series
>
> v7: Rebuild, identical to v6
>
> v8:
> - Add "drm/i915/rps: Prefer REG_FIELD_GET in intel_rps_get_cagf" to the series
> (based on Rodrigo's review) to consistently use REG_FIELD_GET
> - Minor changes to other patches, please see individual patches for changelogs
>
> v9: Rebuild, identical to v8
>
> v10: Address review comments from Rodrigo on Patch 5
>
> v11: Change state name for MTL_CC0 to RC0 in Patch 5
>
> v12: Rebased to latest upstream. Identical to v11.
Thanks for the patches and for addressing all the requests.
Just for the record:
With your authorization, while merging them, I have added your missed
Signed-off-by to the couple patches, as we had discussed offline.
>
> Ashutosh Dixit (2):
> drm/i915/rps: Prefer REG_FIELD_GET in intel_rps_get_cagf
> drm/i915/gt: Use RC6 residency types as arguments to residency
> functions
>
> Badal Nilawar (2):
> drm/i915/mtl: Modify CAGF functions for MTL
> drm/i915/mtl: C6 residency and C state type for MTL SAMedia
>
> Don Hiatt (1):
> drm/i915: Use GEN12_RPSTAT register for GT freq
>
> drivers/gpu/drm/i915/gt/intel_gt_pm_debugfs.c | 88 ++++++++++++++-----
> drivers/gpu/drm/i915/gt/intel_gt_regs.h | 22 +++--
> drivers/gpu/drm/i915/gt/intel_gt_sysfs_pm.c | 12 +--
> drivers/gpu/drm/i915/gt/intel_rc6.c | 64 +++++++++-----
> drivers/gpu/drm/i915/gt/intel_rc6.h | 11 ++-
> drivers/gpu/drm/i915/gt/intel_rc6_types.h | 15 +++-
> drivers/gpu/drm/i915/gt/intel_rps.c | 51 ++++++++---
> drivers/gpu/drm/i915/gt/intel_rps.h | 2 +
> drivers/gpu/drm/i915/gt/selftest_rc6.c | 6 +-
> drivers/gpu/drm/i915/i915_pmu.c | 9 +-
> 10 files changed, 198 insertions(+), 82 deletions(-)
>
> --
> 2.25.1
>
next prev parent reply other threads:[~2022-11-17 22:06 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-14 12:33 [Intel-gfx] [PATCH 0/5] i915: CAGF and RC6 changes for MTL Badal Nilawar
2022-11-14 12:33 ` Badal Nilawar
2022-11-14 12:33 ` [Intel-gfx] [PATCH 1/5] drm/i915/rps: Prefer REG_FIELD_GET in intel_rps_get_cagf Badal Nilawar
2022-11-14 12:33 ` Badal Nilawar
2022-11-14 12:33 ` [Intel-gfx] [PATCH 2/5] drm/i915: Use GEN12_RPSTAT register for GT freq Badal Nilawar
2022-11-14 12:33 ` Badal Nilawar
2022-11-14 12:33 ` [Intel-gfx] [PATCH 3/5] drm/i915/mtl: Modify CAGF functions for MTL Badal Nilawar
2022-11-14 12:33 ` Badal Nilawar
2022-11-14 12:33 ` [Intel-gfx] [PATCH 4/5] drm/i915/gt: Use RC6 residency types as arguments to residency functions Badal Nilawar
2022-11-14 12:33 ` Badal Nilawar
2022-11-14 12:33 ` [Intel-gfx] [PATCH 5/5] drm/i915/mtl: C6 residency and C state type for MTL SAMedia Badal Nilawar
2022-11-14 12:33 ` Badal Nilawar
2022-11-14 21:44 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for i915: CAGF and RC6 changes for MTL (rev12) Patchwork
2022-11-14 22:04 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-11-15 5:07 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2022-11-16 0:27 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for i915: CAGF and RC6 changes for MTL (rev13) Patchwork
2022-11-16 1:37 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2022-11-16 22:57 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for i915: CAGF and RC6 changes for MTL (rev14) Patchwork
2022-11-17 0:25 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-11-17 11:37 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2022-11-17 22:06 ` Rodrigo Vivi [this message]
-- strict thread matches above, loose matches on Subject: below --
2022-10-24 20:24 [Intel-gfx] [PATCH 0/5] i915: CAGF and RC6 changes for MTL Ashutosh Dixit
2022-10-24 19:13 Ashutosh Dixit
2022-10-19 23:37 Ashutosh Dixit
2022-09-05 18:37 Badal Nilawar
2022-09-05 18:02 Badal Nilawar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y3awZMrS2jMkgfbK@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=badal.nilawar@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.