From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Gustavo Sousa <gustavo.sousa@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH v2 1/2] drm/i915/doc: Document where to implement register workarounds
Date: Thu, 19 Jan 2023 16:56:57 -0500 [thread overview]
Message-ID: <Y8m8qT+UIVtWWCTh@intel.com> (raw)
In-Reply-To: <20230118155249.41551-2-gustavo.sousa@intel.com>
On Wed, Jan 18, 2023 at 12:52:48PM -0300, Gustavo Sousa wrote:
> Extend the existing documentation in gt/intel_workarounds.c to make it
> clear which functions register workarounds should be implemented in
> according to their types.
>
> Signed-off-by: Gustavo Sousa <gustavo.sousa@intel.com>
Thank you
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
> drivers/gpu/drm/i915/gt/intel_workarounds.c | 16 ++++++++++++++++
> 1 file changed, 16 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
> index 6dacd0dc5c2c..ef6065ce8267 100644
> --- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
> +++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
> @@ -30,6 +30,9 @@
> * creation to have a "primed golden context", i.e. a context image that
> * already contains the changes needed to all the registers.
> *
> + * Context workarounds should be implemented in the *_ctx_workarounds_init()
> + * variants respective to the targeted platforms.
> + *
> * - Engine workarounds: the list of these WAs is applied whenever the specific
> * engine is reset. It's also possible that a set of engine classes share a
> * common power domain and they are reset together. This happens on some
> @@ -42,15 +45,28 @@
> * saves/restores their values before/after the reset takes place. See
> * ``drivers/gpu/drm/i915/gt/uc/intel_guc_ads.c`` for reference.
> *
> + * Workarounds for registers specific to RCS and CCS should be implemented in
> + * rcs_engine_wa_init() and ccs_engine_wa_init(), respectively; those for
> + * registers belonging to BCS, VCS or VECS should be implemented in
> + * xcs_engine_wa_init(). Workarounds for registers not belonging to a specific
> + * engine's MMIO range but that are part of of the common RCS/CCS reset domain
> + * should be implemented in general_render_compute_wa_init().
> + *
> * - GT workarounds: the list of these WAs is applied whenever these registers
> * revert to their default values: on GPU reset, suspend/resume [1]_, etc.
> *
> + * GT workarounds should be implemented in the *_gt_workarounds_init()
> + * variants respective to the targeted platforms.
> + *
> * - Register whitelist: some workarounds need to be implemented in userspace,
> * but need to touch privileged registers. The whitelist in the kernel
> * instructs the hardware to allow the access to happen. From the kernel side,
> * this is just a special case of a MMIO workaround (as we write the list of
> * these to/be-whitelisted registers to some special HW registers).
> *
> + * Register whitelisting should be done in the *_whitelist_build() variants
> + * respective to the targeted platforms.
> + *
> * - Workaround batchbuffers: buffers that get executed automatically by the
> * hardware on every HW context restore. These buffers are created and
> * programmed in the default context so the hardware always go through those
> --
> 2.39.0
>
next prev parent reply other threads:[~2023-01-19 21:57 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-18 15:52 [Intel-gfx] [PATCH v2 0/2] drm/i915/gt: Move LSC_CHICKEN_BIT* workarounds to correct function (Series) Gustavo Sousa
2023-01-18 15:52 ` [Intel-gfx] [PATCH v2 1/2] drm/i915/doc: Document where to implement register workarounds Gustavo Sousa
2023-01-19 21:56 ` Rodrigo Vivi [this message]
2023-01-18 15:52 ` [Intel-gfx] [PATCH v2 2/2] drm/i915/gt: Move LSC_CHICKEN_BIT* workarounds to correct function Gustavo Sousa
2023-01-19 21:57 ` Rodrigo Vivi
2023-01-19 22:24 ` Gustavo Sousa
2023-01-19 22:28 ` Vivi, Rodrigo
2023-01-19 23:03 ` Matt Roper
2023-01-20 22:46 ` Lucas De Marchi
2023-01-18 23:42 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/gt: Move LSC_CHICKEN_BIT* workarounds to correct function (Series) Patchwork
2023-01-18 23:57 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2023-01-19 22:02 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y8m8qT+UIVtWWCTh@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=gustavo.sousa@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.