From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7FDCCC433F5 for ; Tue, 11 Jan 2022 02:39:47 +0000 (UTC) Received: from localhost ([::1]:44548 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1n774c-00077W-DW for qemu-devel@archiver.kernel.org; Mon, 10 Jan 2022 21:39:46 -0500 Received: from eggs.gnu.org ([209.51.188.92]:49712) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1n76wq-0006FF-9l; Mon, 10 Jan 2022 21:31:44 -0500 Received: from gandalf.ozlabs.org ([150.107.74.76]:46183) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1n76wk-0000yp-I0; Mon, 10 Jan 2022 21:31:42 -0500 Received: by gandalf.ozlabs.org (Postfix, from userid 1007) id 4JXvpB1bQfz4y4h; Tue, 11 Jan 2022 13:31:30 +1100 (AEDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gibson.dropbear.id.au; s=201602; t=1641868290; bh=+E5cBbQ/Oc4w1QWSl2AMfQdS5rEBDaocHx/2h9dk1u0=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=fB5siq6BmQoETtlz13lNol8MDKqiqdz5UykhTdCBVBjHcBjlJSOeXp+h+hQPLvnLT qCZjFfmy1lm+7D44Cd37ctqXapzUFuA+rlJsxkigNkSwd/G3sxLK5Ejt22Zk0+y+q8 B6+qodfS1BcCi2dDNrDhNdvs90LBdxnHE8hD6WIY= Date: Tue, 11 Jan 2022 13:20:46 +1100 From: David Gibson To: Fabiano Rosas Subject: Re: [PATCH 3/8] target/ppc: Introduce powerpc_excp_40x Message-ID: References: <20220110181546.4131853-1-farosas@linux.ibm.com> <20220110181546.4131853-4-farosas@linux.ibm.com> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="qMdIYB4KLq+Cdoew" Content-Disposition: inline In-Reply-To: <20220110181546.4131853-4-farosas@linux.ibm.com> Received-SPF: pass client-ip=150.107.74.76; envelope-from=dgibson@gandalf.ozlabs.org; helo=gandalf.ozlabs.org X-Spam_score_int: -17 X-Spam_score: -1.8 X-Spam_bar: - X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, HEADER_FROM_DIFFERENT_DOMAINS=0.248, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: richard.henderson@linaro.org, danielhb413@gmail.com, qemu-ppc@nongnu.org, qemu-devel@nongnu.org, clg@kaod.org Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" --qMdIYB4KLq+Cdoew Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Mon, Jan 10, 2022 at 03:15:41PM -0300, Fabiano Rosas wrote: > Signed-off-by: Fabiano Rosas > --- > I copied powerpc_excp_legacy verbatim in this commit so the next > one has a clean diff. We can squash both commits before merging. I think copying it verbatim then simplifying is a good idea, even for the final version, but the commit messages would need to be updated a bit. I'd suggest: * "Introduce powerpc_excp_40x" with a message saying it's just a copy of the legacy function for now then * "Simplify "powerpc_excp_40x", where you cut out the non-405 stuff > --- > target/ppc/excp_helper.c | 474 +++++++++++++++++++++++++++++++++++++++ > 1 file changed, 474 insertions(+) >=20 > diff --git a/target/ppc/excp_helper.c b/target/ppc/excp_helper.c > index bc646c67a0..12ab5e1b34 100644 > --- a/target/ppc/excp_helper.c > +++ b/target/ppc/excp_helper.c > @@ -392,6 +392,477 @@ static void powerpc_set_excp_state(PowerPCCPU *cpu, > check_tlb_flush(env, false); > } > =20 > +static void powerpc_excp_40x(PowerPCCPU *cpu, int excp) > +{ > + CPUState *cs =3D CPU(cpu); > + CPUPPCState *env =3D &cpu->env; > + int excp_model =3D env->excp_model; > + target_ulong msr, new_msr, vector; > + int srr0, srr1, lev =3D -1; > + > + if (excp <=3D POWERPC_EXCP_NONE || excp >=3D POWERPC_EXCP_NB) { > + cpu_abort(cs, "Invalid PowerPC exception %d. Aborting\n", excp); > + } > + > + qemu_log_mask(CPU_LOG_INT, "Raise exception at " TARGET_FMT_lx > + " =3D> %s (%d) error=3D%02x\n", env->nip, powerpc_excp= _name(excp), > + excp, env->error_code); > + > + /* new srr1 value excluding must-be-zero bits */ > + if (excp_model =3D=3D POWERPC_EXCP_BOOKE) { > + msr =3D env->msr; > + } else { > + msr =3D env->msr & ~0x783f0000ULL; > + } > + > + /* > + * new interrupt handler msr preserves existing HV and ME unless > + * explicitly overriden > + */ > + new_msr =3D env->msr & (((target_ulong)1 << MSR_ME) | MSR_HVB); > + > + /* target registers */ > + srr0 =3D SPR_SRR0; > + srr1 =3D SPR_SRR1; > + > + /* > + * check for special resume at 0x100 from doze/nap/sleep/winkle on > + * P7/P8/P9 > + */ > + if (env->resume_as_sreset) { > + excp =3D powerpc_reset_wakeup(cs, env, excp, &msr); > + } > + > + /* > + * Hypervisor emulation assistance interrupt only exists on server > + * arch 2.05 server or later. We also don't want to generate it if > + * we don't have HVB in msr_mask (PAPR mode). > + */ > + if (excp =3D=3D POWERPC_EXCP_HV_EMU > +#if defined(TARGET_PPC64) > + && !(mmu_is_64bit(env->mmu_model) && (env->msr_mask & MSR_HVB)) > +#endif /* defined(TARGET_PPC64) */ > + > + ) { > + excp =3D POWERPC_EXCP_PROGRAM; > + } > + > +#ifdef TARGET_PPC64 > + /* > + * SPEU and VPU share the same IVOR but they exist in different > + * processors. SPEU is e500v1/2 only and VPU is e6500 only. > + */ > + if (excp_model =3D=3D POWERPC_EXCP_BOOKE && excp =3D=3D POWERPC_EXCP= _VPU) { > + excp =3D POWERPC_EXCP_SPEU; > + } > +#endif > + > + vector =3D env->excp_vectors[excp]; > + if (vector =3D=3D (target_ulong)-1ULL) { > + cpu_abort(cs, "Raised an exception without defined vector %d\n", > + excp); > + } > + > + vector |=3D env->excp_prefix; > + > + switch (excp) { > + case POWERPC_EXCP_CRITICAL: /* Critical input = */ > + switch (excp_model) { > + case POWERPC_EXCP_40x: > + srr0 =3D SPR_40x_SRR2; > + srr1 =3D SPR_40x_SRR3; > + break; > + case POWERPC_EXCP_BOOKE: > + srr0 =3D SPR_BOOKE_CSRR0; > + srr1 =3D SPR_BOOKE_CSRR1; > + break; > + case POWERPC_EXCP_G2: > + break; > + default: > + goto excp_invalid; > + } > + break; > + case POWERPC_EXCP_MCHECK: /* Machine check exception = */ > + if (msr_me =3D=3D 0) { > + /* > + * Machine check exception is not enabled. Enter > + * checkstop state. > + */ > + fprintf(stderr, "Machine check while not allowed. " > + "Entering checkstop state\n"); > + if (qemu_log_separate()) { > + qemu_log("Machine check while not allowed. " > + "Entering checkstop state\n"); > + } > + cs->halted =3D 1; > + cpu_interrupt_exittb(cs); > + } > + if (env->msr_mask & MSR_HVB) { > + /* > + * ISA specifies HV, but can be delivered to guest with HV > + * clear (e.g., see FWNMI in PAPR). > + */ > + new_msr |=3D (target_ulong)MSR_HVB; > + } > + > + /* machine check exceptions don't have ME set */ > + new_msr &=3D ~((target_ulong)1 << MSR_ME); > + > + /* XXX: should also have something loaded in DAR / DSISR */ > + switch (excp_model) { > + case POWERPC_EXCP_40x: > + srr0 =3D SPR_40x_SRR2; > + srr1 =3D SPR_40x_SRR3; > + break; > + case POWERPC_EXCP_BOOKE: > + /* FIXME: choose one or the other based on CPU type */ > + srr0 =3D SPR_BOOKE_MCSRR0; > + srr1 =3D SPR_BOOKE_MCSRR1; > + > + env->spr[SPR_BOOKE_CSRR0] =3D env->nip; > + env->spr[SPR_BOOKE_CSRR1] =3D msr; > + break; > + default: > + break; > + } > + break; > + case POWERPC_EXCP_DSI: /* Data storage exception = */ > + trace_ppc_excp_dsi(env->spr[SPR_DSISR], env->spr[SPR_DAR]); > + break; > + case POWERPC_EXCP_ISI: /* Instruction storage exception = */ > + trace_ppc_excp_isi(msr, env->nip); > + msr |=3D env->error_code; > + break; > + case POWERPC_EXCP_EXTERNAL: /* External input = */ > + { > + bool lpes0; > + > + cs =3D CPU(cpu); > + > + /* > + * Exception targeting modifiers > + * > + * LPES0 is supported on POWER7/8/9 > + * LPES1 is not supported (old iSeries mode) > + * > + * On anything else, we behave as if LPES0 is 1 > + * (externals don't alter MSR:HV) > + */ > +#if defined(TARGET_PPC64) > + if (excp_model =3D=3D POWERPC_EXCP_POWER7 || > + excp_model =3D=3D POWERPC_EXCP_POWER8 || > + excp_model =3D=3D POWERPC_EXCP_POWER9 || > + excp_model =3D=3D POWERPC_EXCP_POWER10) { > + lpes0 =3D !!(env->spr[SPR_LPCR] & LPCR_LPES0); > + } else > +#endif /* defined(TARGET_PPC64) */ > + { > + lpes0 =3D true; > + } > + > + if (!lpes0) { > + new_msr |=3D (target_ulong)MSR_HVB; > + new_msr |=3D env->msr & ((target_ulong)1 << MSR_RI); > + srr0 =3D SPR_HSRR0; > + srr1 =3D SPR_HSRR1; > + } > + if (env->mpic_proxy) { > + /* IACK the IRQ on delivery */ > + env->spr[SPR_BOOKE_EPR] =3D ldl_phys(cs->as, env->mpic_iack); > + } > + break; > + } > + case POWERPC_EXCP_ALIGN: /* Alignment exception = */ > + /* Get rS/rD and rA from faulting opcode */ > + /* > + * Note: the opcode fields will not be set properly for a > + * direct store load/store, but nobody cares as nobody > + * actually uses direct store segments. > + */ > + env->spr[SPR_DSISR] |=3D (env->error_code & 0x03FF0000) >> 16; > + break; > + case POWERPC_EXCP_PROGRAM: /* Program exception = */ > + switch (env->error_code & ~0xF) { > + case POWERPC_EXCP_FP: > + if ((msr_fe0 =3D=3D 0 && msr_fe1 =3D=3D 0) || msr_fp =3D=3D = 0) { > + trace_ppc_excp_fp_ignore(); > + cs->exception_index =3D POWERPC_EXCP_NONE; > + env->error_code =3D 0; > + return; > + } > + > + /* > + * FP exceptions always have NIP pointing to the faulting > + * instruction, so always use store_next and claim we are > + * precise in the MSR. > + */ > + msr |=3D 0x00100000; > + env->spr[SPR_BOOKE_ESR] =3D ESR_FP; > + break; > + case POWERPC_EXCP_INVAL: > + trace_ppc_excp_inval(env->nip); > + msr |=3D 0x00080000; > + env->spr[SPR_BOOKE_ESR] =3D ESR_PIL; > + break; > + case POWERPC_EXCP_PRIV: > + msr |=3D 0x00040000; > + env->spr[SPR_BOOKE_ESR] =3D ESR_PPR; > + break; > + case POWERPC_EXCP_TRAP: > + msr |=3D 0x00020000; > + env->spr[SPR_BOOKE_ESR] =3D ESR_PTR; > + break; > + default: > + /* Should never occur */ > + cpu_abort(cs, "Invalid program exception %d. Aborting\n", > + env->error_code); > + break; > + } > + break; > + case POWERPC_EXCP_SYSCALL: /* System call exception = */ > + lev =3D env->error_code; > + > + if ((lev =3D=3D 1) && cpu->vhyp) { > + dump_hcall(env); > + } else { > + dump_syscall(env); > + } > + > + /* > + * We need to correct the NIP which in this case is supposed > + * to point to the next instruction > + */ > + env->nip +=3D 4; > + > + /* "PAPR mode" built-in hypercall emulation */ > + if ((lev =3D=3D 1) && cpu->vhyp) { > + PPCVirtualHypervisorClass *vhc =3D > + PPC_VIRTUAL_HYPERVISOR_GET_CLASS(cpu->vhyp); > + vhc->hypercall(cpu->vhyp, cpu); > + return; > + } > + if (lev =3D=3D 1) { > + new_msr |=3D (target_ulong)MSR_HVB; > + } > + break; > + case POWERPC_EXCP_SYSCALL_VECTORED: /* scv exception = */ > + lev =3D env->error_code; > + dump_syscall(env); > + env->nip +=3D 4; > + new_msr |=3D env->msr & ((target_ulong)1 << MSR_EE); > + new_msr |=3D env->msr & ((target_ulong)1 << MSR_RI); > + > + vector +=3D lev * 0x20; > + > + env->lr =3D env->nip; > + env->ctr =3D msr; > + break; > + case POWERPC_EXCP_FPU: /* Floating-point unavailable exception= */ > + case POWERPC_EXCP_APU: /* Auxiliary processor unavailable = */ > + case POWERPC_EXCP_DECR: /* Decrementer exception = */ > + break; > + case POWERPC_EXCP_FIT: /* Fixed-interval timer interrupt = */ > + /* FIT on 4xx */ > + trace_ppc_excp_print("FIT"); > + break; > + case POWERPC_EXCP_WDT: /* Watchdog timer interrupt = */ > + trace_ppc_excp_print("WDT"); > + switch (excp_model) { > + case POWERPC_EXCP_BOOKE: > + srr0 =3D SPR_BOOKE_CSRR0; > + srr1 =3D SPR_BOOKE_CSRR1; > + break; > + default: > + break; > + } > + break; > + case POWERPC_EXCP_DTLB: /* Data TLB error = */ > + case POWERPC_EXCP_ITLB: /* Instruction TLB error = */ > + break; > + case POWERPC_EXCP_DEBUG: /* Debug interrupt = */ > + if (env->flags & POWERPC_FLAG_DE) { > + /* FIXME: choose one or the other based on CPU type */ > + srr0 =3D SPR_BOOKE_DSRR0; > + srr1 =3D SPR_BOOKE_DSRR1; > + > + env->spr[SPR_BOOKE_CSRR0] =3D env->nip; > + env->spr[SPR_BOOKE_CSRR1] =3D msr; > + > + /* DBSR already modified by caller */ > + } else { > + cpu_abort(cs, "Debug exception triggered on unsupported mode= l\n"); > + } > + break; > + case POWERPC_EXCP_SPEU: /* SPE/embedded floating-point unavailable= /VPU */ > + env->spr[SPR_BOOKE_ESR] =3D ESR_SPV; > + break; > + case POWERPC_EXCP_DOORI: /* Embedded doorbell interrupt = */ > + break; > + case POWERPC_EXCP_DOORCI: /* Embedded doorbell critical interrupt= */ > + srr0 =3D SPR_BOOKE_CSRR0; > + srr1 =3D SPR_BOOKE_CSRR1; > + break; > + case POWERPC_EXCP_RESET: /* System reset exception = */ > + /* A power-saving exception sets ME, otherwise it is unchanged */ > + if (msr_pow) { > + /* indicate that we resumed from power save mode */ > + msr |=3D 0x10000; > + new_msr |=3D ((target_ulong)1 << MSR_ME); > + } > + if (env->msr_mask & MSR_HVB) { > + /* > + * ISA specifies HV, but can be delivered to guest with HV > + * clear (e.g., see FWNMI in PAPR, NMI injection in QEMU). > + */ > + new_msr |=3D (target_ulong)MSR_HVB; > + } else { > + if (msr_pow) { > + cpu_abort(cs, "Trying to deliver power-saving system res= et " > + "exception %d with no HV support\n", excp); > + } > + } > + break; > + case POWERPC_EXCP_DSEG: /* Data segment exception = */ > + case POWERPC_EXCP_ISEG: /* Instruction segment exception = */ > + case POWERPC_EXCP_TRACE: /* Trace exception = */ > + break; > + case POWERPC_EXCP_HISI: /* Hypervisor instruction storage excep= tion */ > + msr |=3D env->error_code; > + /* fall through */ > + case POWERPC_EXCP_HDECR: /* Hypervisor decrementer exception = */ > + case POWERPC_EXCP_HDSI: /* Hypervisor data storage exception = */ > + case POWERPC_EXCP_HDSEG: /* Hypervisor data segment exception = */ > + case POWERPC_EXCP_HISEG: /* Hypervisor instruction segment excep= tion */ > + case POWERPC_EXCP_SDOOR_HV: /* Hypervisor Doorbell interrupt = */ > + case POWERPC_EXCP_HV_EMU: > + case POWERPC_EXCP_HVIRT: /* Hypervisor virtualization = */ > + srr0 =3D SPR_HSRR0; > + srr1 =3D SPR_HSRR1; > + new_msr |=3D (target_ulong)MSR_HVB; > + new_msr |=3D env->msr & ((target_ulong)1 << MSR_RI); > + break; > + case POWERPC_EXCP_VPU: /* Vector unavailable exception = */ > + case POWERPC_EXCP_VSXU: /* VSX unavailable exception = */ > + case POWERPC_EXCP_FU: /* Facility unavailable exception = */ > +#ifdef TARGET_PPC64 > + env->spr[SPR_FSCR] |=3D ((target_ulong)env->error_code << 56); > +#endif > + break; > + case POWERPC_EXCP_HV_FU: /* Hypervisor Facility Unavailable Exce= ption */ > +#ifdef TARGET_PPC64 > + env->spr[SPR_HFSCR] |=3D ((target_ulong)env->error_code << FSCR_= IC_POS); > + srr0 =3D SPR_HSRR0; > + srr1 =3D SPR_HSRR1; > + new_msr |=3D (target_ulong)MSR_HVB; > + new_msr |=3D env->msr & ((target_ulong)1 << MSR_RI); > +#endif > + break; > + case POWERPC_EXCP_PIT: /* Programmable interval timer interrup= t */ > + trace_ppc_excp_print("PIT"); > + break; > + case POWERPC_EXCP_IFTLB: /* Instruction fetch TLB error = */ > + case POWERPC_EXCP_DLTLB: /* Data load TLB miss = */ > + case POWERPC_EXCP_DSTLB: /* Data store TLB miss = */ > + switch (excp_model) { > + case POWERPC_EXCP_602: > + case POWERPC_EXCP_603: > + case POWERPC_EXCP_G2: > + /* Swap temporary saved registers with GPRs */ > + if (!(new_msr & ((target_ulong)1 << MSR_TGPR))) { > + new_msr |=3D (target_ulong)1 << MSR_TGPR; > + hreg_swap_gpr_tgpr(env); > + } > + /* fall through */ > + case POWERPC_EXCP_7x5: > + ppc_excp_debug_sw_tlb(env, excp); > + > + msr |=3D env->crf[0] << 28; > + msr |=3D env->error_code; /* key, D/I, S/L bits */ > + /* Set way using a LRU mechanism */ > + msr |=3D ((env->last_way + 1) & (env->nb_ways - 1)) << 17; > + break; > + default: > + cpu_abort(cs, "Invalid TLB miss exception\n"); > + break; > + } > + break; > + case POWERPC_EXCP_EFPDI: /* Embedded floating-point data interru= pt */ > + case POWERPC_EXCP_EFPRI: /* Embedded floating-point round interr= upt */ > + case POWERPC_EXCP_EPERFM: /* Embedded performance monitor interru= pt */ > + case POWERPC_EXCP_IO: /* IO error exception = */ > + case POWERPC_EXCP_RUNM: /* Run mode exception = */ > + case POWERPC_EXCP_EMUL: /* Emulation trap exception = */ > + case POWERPC_EXCP_FPA: /* Floating-point assist exception = */ > + case POWERPC_EXCP_DABR: /* Data address breakpoint = */ > + case POWERPC_EXCP_IABR: /* Instruction address breakpoint = */ > + case POWERPC_EXCP_SMI: /* System management interrupt = */ > + case POWERPC_EXCP_THERM: /* Thermal interrupt = */ > + case POWERPC_EXCP_PERFM: /* Embedded performance monitor interru= pt */ > + case POWERPC_EXCP_VPUA: /* Vector assist exception = */ > + case POWERPC_EXCP_SOFTP: /* Soft patch exception = */ > + case POWERPC_EXCP_MAINT: /* Maintenance exception = */ > + case POWERPC_EXCP_MEXTBR: /* Maskable external breakpoint = */ > + case POWERPC_EXCP_NMEXTBR: /* Non maskable external breakpoint = */ > + cpu_abort(cs, "%s exception not implemented\n", > + powerpc_excp_name(excp)); > + break; > + default: > + excp_invalid: > + cpu_abort(cs, "Invalid PowerPC exception %d. Aborting\n", excp); > + break; > + } > + > + /* Sanity check */ > + if (!(env->msr_mask & MSR_HVB)) { > + if (new_msr & MSR_HVB) { > + cpu_abort(cs, "Trying to deliver HV exception (MSR) %d with " > + "no HV support\n", excp); > + } > + if (srr0 =3D=3D SPR_HSRR0) { > + cpu_abort(cs, "Trying to deliver HV exception (HSRR) %d with= " > + "no HV support\n", excp); > + } > + } > + > + /* > + * Sort out endianness of interrupt, this differs depending on the > + * CPU, the HV mode, etc... > + */ > + if (ppc_interrupts_little_endian(cpu, !!(new_msr & MSR_HVB))) { > + new_msr |=3D (target_ulong)1 << MSR_LE; > + } > + > +#if defined(TARGET_PPC64) > + if (excp_model =3D=3D POWERPC_EXCP_BOOKE) { > + if (env->spr[SPR_BOOKE_EPCR] & EPCR_ICM) { > + /* Cat.64-bit: EPCR.ICM is copied to MSR.CM */ > + new_msr |=3D (target_ulong)1 << MSR_CM; > + } else { > + vector =3D (uint32_t)vector; > + } > + } else { > + if (!msr_isf && !mmu_is_64bit(env->mmu_model)) { > + vector =3D (uint32_t)vector; > + } else { > + new_msr |=3D (target_ulong)1 << MSR_SF; > + } > + } > +#endif > + > + if (excp !=3D POWERPC_EXCP_SYSCALL_VECTORED) { > + /* Save PC */ > + env->spr[srr0] =3D env->nip; > + > + /* Save MSR */ > + env->spr[srr1] =3D msr; > + } > + > + /* This can update new_msr and vector if AIL applies */ > + ppc_excp_apply_ail(cpu, excp_model, excp, msr, &new_msr, &vector); > + > + powerpc_set_excp_state(cpu, vector, new_msr); > +} > + > /* > * Note that this function should be greatly optimized when called > * with a constant excp, from ppc_hw_interrupt > @@ -872,6 +1343,9 @@ static void powerpc_excp(PowerPCCPU *cpu, int excp) > CPUPPCState *env =3D &cpu->env; > =20 > switch (env->excp_model) { > + case POWERPC_EXCP_40x: > + powerpc_excp_40x(cpu, excp); > + break; > default: > powerpc_excp_legacy(cpu, excp); > } --=20 David Gibson | I'll have my music baroque, and my code david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_ | _way_ _around_! http://www.ozlabs.org/~dgibson --qMdIYB4KLq+Cdoew Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAmHc6XwACgkQbDjKyiDZ s5LZUxAAsbpArj137VGWZz/2BExO2K1WzdFl3h+VKGpEpFZOPdCQksDFfY+XgXcm 71ir1pW65bLDJ4+VfJ3HqWpOJf1bD8xTuSIqThKoiF8CABNbYyGvz1HcQadERn2u Ww/0R1NOZgjyfAt7Arv/5qcVjVpW3F1XOnvmNjU/RUV3g+uyVfSXpAajbrfKFlmv IH4aBmitlL94C18yV+kdRwWeMf82OQEWrXEMrz8b2+OjUpNxBnVMIVJ5Q09zBZ0L BjIEKeV3dain8hKOco4uYgVN9GmQHKwAqBzofy0sAqyLRRsTH7pylv5+fuT7w13x iSIWSdHVWpq3vrt1kWsmwPaM2InyK76x3YSQrJ1aWaYtv1+HkHWXt+DUz9VZOOeI QbZfIblYO4zt35gMxhJ8D9Kap8VSU/RL2Tx11HNaYjQ3DpIA1fBPu6VPYnzOtUqo 6l7p7VqO2Y33eFBOfU3ZdpN7uTJOefptUzwwrgktSnrOiJBtE82SkXw2eAeCp+3U dhepkWVCjBseFitoNgm4o7cmONzp65PSsrbkgJ5rbSqIiCS9rIZbDgjfRzrEjzkZ DybLr8bSDQnbnskUQF+bmPhlhmwo02XJ99fcYAdB1/053Wuo5o2LJTmF23PETCFX TGm84AQMmpZArKYsORabL++424ZHbBQVpgMmhWQNJImsCroQ9cU= =ncor -----END PGP SIGNATURE----- --qMdIYB4KLq+Cdoew--