From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7763FC43217 for ; Mon, 24 Jan 2022 09:11:27 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 004AF10E7C5; Mon, 24 Jan 2022 09:11:27 +0000 (UTC) Received: from mga04.intel.com (mga04.intel.com [192.55.52.120]) by gabe.freedesktop.org (Postfix) with ESMTPS id 8C32110E829 for ; Mon, 24 Jan 2022 09:11:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1643015486; x=1674551486; h=date:from:to:cc:subject:message-id:references: mime-version:content-transfer-encoding:in-reply-to; bh=e9wRUEogwtkGyezokNWsoD+o/OB8rV0LvnLLKlILwZ8=; b=B/UHIRsBlkJ/3kN3pRrX6TY0m4qgIYQS7AmV6RyYYyAd6W+JyE1QQpqp 4GaRT2XjMU4kNhk2YsN640bMFvHeJA/JFPOQIeIfhmhKhSTev+KTiHN8J h5JPpgb/B5VqUFic2uvMhUmioyfzC/eUq01KKfI6/aPfs6gUNJ9AL1Kyr 1+UUwNNuFBwKiRPtc3Gw0tVmxh3eOw6hu8gx13bo6Zzypq6WjzDeHuehx /wd82Xm8+gAsuBWSl1JCrSgqQF4E3hRlaBrGtkEw/QV/qaKnewW0Zo56m 6cUNiwoiBE1apVOBuOagrAwGEIetshVcumwmFS6DRR+rbbQccvU88uFAH g==; X-IronPort-AV: E=McAfee;i="6200,9189,10236"; a="244835981" X-IronPort-AV: E=Sophos;i="5.88,311,1635231600"; d="scan'208";a="244835981" Received: from orsmga001.jf.intel.com ([10.7.209.18]) by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Jan 2022 01:11:18 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.88,311,1635231600"; d="scan'208";a="562588186" Received: from stinkbox.fi.intel.com (HELO stinkbox) ([10.237.72.147]) by orsmga001.jf.intel.com with SMTP; 24 Jan 2022 01:11:15 -0800 Received: by stinkbox (sSMTP sendmail emulation); Mon, 24 Jan 2022 11:11:14 +0200 Date: Mon, 24 Jan 2022 11:11:14 +0200 From: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= To: Stanislav Lisovskiy Message-ID: References: <20220124090653.14547-1-stanislav.lisovskiy@intel.com> <20220124090653.14547-4-stanislav.lisovskiy@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20220124090653.14547-4-stanislav.lisovskiy@intel.com> X-Patchwork-Hint: comment Subject: Re: [Intel-gfx] [PATCH 3/4] drm/i915: Use wm0 only during async flips for DG2 X-BeenThere: intel-gfx@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Intel graphics driver community testing & development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: intel-gfx@lists.freedesktop.org Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" On Mon, Jan 24, 2022 at 11:06:52AM +0200, Stanislav Lisovskiy wrote: > This optimization allows to achieve higher perfomance > during async flips. > For the first async flip we have to still temporarily > switch to sync flip, in order to reprogram plane > watermarks, so this requires taking into account > old plane state's do_async_flip flag. > > v2: - Removed redundant new_plane_state->do_async_flip > check from needs_async_flip_wm_override condition > (Ville Syrjälä) > - Extract dg2_async_flip_optimization to separate > function(Ville Syrjälä) > - Check for plane->async_flip instead of plane_id > (Ville Syrjälä) > > v3: - Rename "needs_async_flip_wm_override" to > "intel_plane_do_async_flip" and move all the required > checks there (Ville Syrjälä) > - Rename "dg2_async_flip_optimization" to > "use_minimal_wm0_only" (Ville Syrjälä) > > v4: - Swap new/old_crtc_state in intel_plane_do_async_flip > argument list(Ville Syrjälä) > - Use plane->base.dev to grab i915 pointer in > intel_plane_do_async_flip(Ville Syrjälä) > - Remove const modifier from plane parameter in > use_minimal_wm0_only(Ville Syrjälä) > > Reviewed-by: Ville Syrjälä > Signed-off-by: Stanislav Lisovskiy > --- > drivers/gpu/drm/i915/display/intel_display.c | 24 +++++++++++++++++++- > drivers/gpu/drm/i915/intel_pm.c | 13 ++++++++++- > 2 files changed, 35 insertions(+), 2 deletions(-) > > diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c > index a65bae1f0c35..d4ba6c2910fc 100644 > --- a/drivers/gpu/drm/i915/display/intel_display.c > +++ b/drivers/gpu/drm/i915/display/intel_display.c > @@ -4910,6 +4910,28 @@ static bool needs_scaling(const struct intel_plane_state *state) > return (src_w != dst_w || src_h != dst_h); > } > > +static bool intel_plane_do_async_flip(struct intel_plane *plane, > + const struct intel_crtc_state *old_crtc_state, > + const struct intel_crtc_state *new_crtc_state) > +{ > + struct drm_i915_private *i915 = to_i915(plane->base.dev); > + > + if (!plane->async_flip) > + return false; > + > + if (!new_crtc_state->uapi.async_flip) > + return false; > + > + /* > + * In platforms after DISPLAY13, we might need to override > + * first async flip in order to change watermark levels > + * as part of optimization. > + * So for those, we are checking if this is a first async flip. > + * For platforms earlier than DISPLAY13 we always do async flip. > + */ > + return DISPLAY_VER(i915) < 13 || old_crtc_state->uapi.async_flip; > +} > + > int intel_plane_atomic_calc_changes(const struct intel_crtc_state *old_crtc_state, > struct intel_crtc_state *new_crtc_state, > const struct intel_plane_state *old_plane_state, > @@ -5029,7 +5051,7 @@ int intel_plane_atomic_calc_changes(const struct intel_crtc_state *old_crtc_stat > needs_scaling(new_plane_state)))) > new_crtc_state->disable_lp_wm = true; > > - if (new_crtc_state->uapi.async_flip && plane->async_flip) > + if (intel_plane_do_async_flip(plane, new_crtc_state, old_crtc_state)) need to swap the new vs. old here too. > new_plane_state->do_async_flip = true; > > return 0; > diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c > index 06707d2b5fc5..8269f1e9c784 100644 > --- a/drivers/gpu/drm/i915/intel_pm.c > +++ b/drivers/gpu/drm/i915/intel_pm.c > @@ -5497,6 +5497,16 @@ static int skl_wm_max_lines(struct drm_i915_private *dev_priv) > return 31; > } > > +static bool use_minimal_wm0_only(const struct intel_crtc_state *crtc_state, > + struct intel_plane *plane) > +{ > + struct drm_i915_private *i915 = to_i915(plane->base.dev); > + > + return DISPLAY_VER(i915) >= 13 && > + crtc_state->uapi.async_flip && > + plane->async_flip; > +} > + > static void skl_compute_plane_wm(const struct intel_crtc_state *crtc_state, > struct intel_plane *plane, > int level, > @@ -5510,7 +5520,8 @@ static void skl_compute_plane_wm(const struct intel_crtc_state *crtc_state, > uint_fixed_16_16_t selected_result; > u32 blocks, lines, min_ddb_alloc = 0; > > - if (latency == 0) { > + if (latency == 0 || > + (use_minimal_wm0_only(crtc_state, plane) && level > 0)) { > /* reject it */ > result->min_ddb_alloc = U16_MAX; > return; > -- > 2.24.1.485.gad05a3d8e5 -- Ville Syrjälä Intel