From: Ingo Molnar <mingo@kernel.org>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: linux-kernel@vger.kernel.org,
Peter Zijlstra <peterz@infradead.org>,
Arnaldo Carvalho de Melo <acme@kernel.org>,
Mark Rutland <mark.rutland@arm.com>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>
Subject: [GIT PULL] perf events changes for v5.18
Date: Mon, 21 Mar 2022 11:59:21 +0100 [thread overview]
Message-ID: <YjhaieorORDCnPvh@gmail.com> (raw)
Linus,
Please pull the latest perf/core git tree from:
git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip.git perf-core-2022-03-21
# HEAD: 02a08d78f5c429c7dc8e5b9417b4efb518b3d041 perf/x86/intel/uncore: Fix the build on !CONFIG_PHYS_ADDR_T_64BIT
Changes for this cycle were:
- Fix address filtering for Intel/PT,ARM/CoreSight
- Enable Intel/PEBS format 5
- Allow more fixed-function counters for x86
- Intel/PT: Enable not recording Taken-Not-Taken packets
- Add a few branch-types
Thanks,
Ingo
------------------>
Adrian Hunter (5):
perf/x86/intel/pt: Relax address filter validation
x86: Share definition of __is_canonical_address()
perf/core: Fix address filter parser for multiple filters
perf/x86/intel/pt: Fix address filter config for 32-bit kernel
perf/core: Allow kernel address filter when not filtering the kernel
Alexander Shishkin (2):
perf/x86/intel/pt: Add a capability and config bit for event tracing
perf/x86/intel/pt: Add a capability and config bit for disabling TNTs
Anshuman Khandual (1):
perf: Add irq and exception return branch types
Ingo Molnar (1):
perf/x86/intel/uncore: Fix the build on !CONFIG_PHYS_ADDR_T_64BIT
Kan Liang (2):
perf/x86/intel: Enable PEBS format 5
perf/x86/intel: Increase max number of the fixed counters
Steve Wahl (1):
perf/x86/intel/uncore: Make uncore_discovery clean for 64 bit addresses
Wei Wang (1):
KVM: x86: use the KVM side max supported fixed counter
arch/x86/events/intel/core.c | 40 +++++++++++++++++-
arch/x86/events/intel/ds.c | 14 +++++--
arch/x86/events/intel/lbr.c | 4 +-
arch/x86/events/intel/pt.c | 71 +++++++++++++++++++++++++-------
arch/x86/events/intel/uncore_discovery.c | 16 +++++--
arch/x86/events/intel/uncore_discovery.h | 2 -
arch/x86/include/asm/intel_ds.h | 5 ++-
arch/x86/include/asm/intel_pt.h | 2 +
arch/x86/include/asm/kvm_host.h | 3 +-
arch/x86/include/asm/msr-index.h | 2 +
arch/x86/include/asm/page.h | 10 +++++
arch/x86/include/asm/perf_event.h | 2 +-
arch/x86/kvm/cpuid.c | 3 +-
arch/x86/kvm/emulate.c | 4 +-
arch/x86/kvm/pmu.h | 2 -
arch/x86/kvm/vmx/pmu_intel.c | 4 +-
arch/x86/kvm/x86.c | 4 +-
arch/x86/kvm/x86.h | 7 +---
arch/x86/mm/maccess.c | 7 +---
include/uapi/linux/perf_event.h | 2 +
kernel/events/core.c | 5 ++-
tools/include/uapi/linux/perf_event.h | 2 +
tools/perf/util/branch.c | 4 +-
23 files changed, 161 insertions(+), 54 deletions(-)
next reply other threads:[~2022-03-21 10:59 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-21 10:59 Ingo Molnar [this message]
2022-03-22 23:27 ` [GIT PULL] perf events changes for v5.18 pr-tracker-bot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YjhaieorORDCnPvh@gmail.com \
--to=mingo@kernel.org \
--cc=acme@kernel.org \
--cc=alexander.shishkin@linux.intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=peterz@infradead.org \
--cc=torvalds@linux-foundation.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.