From: Rob Herring <robh@kernel.org>
To: Robert Marko <robimarko@gmail.com>
Cc: agross@kernel.org, bjorn.andersson@linaro.org, amitk@kernel.org,
rafael@kernel.org, daniel.lezcano@linaro.org,
rui.zhang@intel.com, krzysztof.kozlowski+dt@linaro.org,
linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 1/5] dt-bindings: thermal: tsens: Add ipq8074 compatible
Date: Tue, 3 May 2022 10:52:59 -0500 [thread overview]
Message-ID: <YnFP2x113LdM5p3Q@robh.at.kernel.org> (raw)
In-Reply-To: <20220501182200.47328-1-robimarko@gmail.com>
On Sun, May 01, 2022 at 08:21:56PM +0200, Robert Marko wrote:
> Qualcomm IPQ8074 has tsens v2.3.0 block, though unlike existing v2 IP it
> only uses one IRQ, so tsens v2 compatible cannot be used as the fallback.
>
> We also have to make sure that correct interrupts are set according to
> compatibles, so populate interrupt information per compatibles.
>
> Signed-off-by: Robert Marko <robimarko@gmail.com>
> ---
> Changes in v2:
> * No need for a list in compatible check
> * Specify minItems and maxItems for interrupt and interrupt-names
> ---
> .../bindings/thermal/qcom-tsens.yaml | 74 +++++++++++++++++--
> 1 file changed, 67 insertions(+), 7 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml b/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml
> index b6406bcc683f..e9b85c99bb60 100644
> --- a/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml
> +++ b/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml
> @@ -56,6 +56,10 @@ properties:
> - qcom,sm8350-tsens
> - const: qcom,tsens-v2
>
> + - description: v2 of TSENS with combined interrupt
> + enum:
> + - qcom,ipq8074-tsens
> +
> reg:
> items:
> - description: TM registers
> @@ -63,15 +67,11 @@ properties:
>
> interrupts:
> minItems: 1
> - items:
> - - description: Combined interrupt if upper or lower threshold crossed
> - - description: Interrupt if critical threshold crossed
> + maxItems: 2
>
> interrupt-names:
> minItems: 1
> - items:
> - - const: uplow
> - - const: critical
> + maxItems: 2
>
> nvmem-cells:
> minItems: 1
> @@ -125,21 +125,66 @@ allOf:
> properties:
> interrupts:
> maxItems: 1
You can drop 'maxItems' as it is implied by 'items' length.
> + items:
> + - description: Combined interrupt if upper or lower threshold crossed
> interrupt-names:
> maxItems: 1
ditto
> + items:
> + - const: uplow
>
> - else:
> + - if:
> + properties:
> + compatible:
> + contains:
> + enum:
> + - qcom,msm8953-tsens
> + - qcom,msm8996-tsens
> + - qcom,msm8998-tsens
> + - qcom,sc7180-tsens
> + - qcom,sc7280-tsens
> + - qcom,sc8180x-tsens
> + - qcom,sdm630-tsens
> + - qcom,sdm845-tsens
> + - qcom,sm8150-tsens
> + - qcom,sm8250-tsens
> + - qcom,sm8350-tsens
> + - qcom,tsens-v2
> + then:
> properties:
> interrupts:
> minItems: 2
Same for minItems.
> + items:
> + - description: Combined interrupt if upper or lower threshold crossed
> + - description: Interrupt if critical threshold crossed
> interrupt-names:
> minItems: 2
ditto
> + items:
> + - const: uplow
> + - const: critical
>
> - if:
> properties:
> compatible:
> contains:
> enum:
> + - qcom,ipq8074-tsens
> + then:
> + properties:
> + interrupts:
> + maxItems: 1
ditto
> + items:
> + - description: Combined interrupt if upper, lower or critical thresholds crossed
> + interrupt-names:
> + maxItems: 1
ditto
> + items:
> + - const: combined
> +
> + - if:
> + properties:
> + compatible:
> + contains:
> + enum:
> + - qcom,ipq8074-tsens
> - qcom,tsens-v0_1
> - qcom,tsens-v1
> - qcom,tsens-v2
> @@ -222,4 +267,19 @@ examples:
> #qcom,sensors = <13>;
> #thermal-sensor-cells = <1>;
> };
> +
> + - |
> + #include <dt-bindings/interrupt-controller/arm-gic.h>
> + // Example 4 (for any IPQ8074 based SoC-s):
> + tsens4: thermal-sensor@4a9000 {
> + compatible = "qcom,ipq8074-tsens";
> + reg = <0x4a9000 0x1000>,
> + <0x4a8000 0x1000>;
> +
> + interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "combined";
> +
> + #qcom,sensors = <16>;
> + #thermal-sensor-cells = <1>;
> + };
> ...
> --
> 2.35.1
>
>
prev parent reply other threads:[~2022-05-03 15:53 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-01 18:21 [PATCH v2 1/5] dt-bindings: thermal: tsens: Add ipq8074 compatible Robert Marko
2022-05-01 18:21 ` [PATCH v2 2/5] drivers: thermal: tsens: Add support for combined interrupt Robert Marko
2022-05-01 18:21 ` [PATCH v2 3/5] drivers: thermal: tsens: allow configuring min and max trips Robert Marko
2022-05-01 18:21 ` [PATCH v2 4/5] drivers: thermal: tsens: add IPQ8074 support Robert Marko
2022-05-01 18:22 ` [PATCH v2 5/5] arm64: dts: ipq8074: add thermal nodes Robert Marko
2022-05-03 11:36 ` [PATCH v2 1/5] dt-bindings: thermal: tsens: Add ipq8074 compatible Krzysztof Kozlowski
2022-05-03 15:52 ` Rob Herring [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YnFP2x113LdM5p3Q@robh.at.kernel.org \
--to=robh@kernel.org \
--cc=agross@kernel.org \
--cc=amitk@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=rafael@kernel.org \
--cc=robimarko@gmail.com \
--cc=rui.zhang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.