From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A7870E77188 for ; Sat, 28 Dec 2024 06:01:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=7ins7Odjl52jEyzbElxNdAAolGi/3ciP7eTNS9LxVcI=; b=MHlTxthPReq14c rlOHuH2ZaRUDpLejB0JRBw37cohMJ4Wa8rzwUY9Tgxmw/f4B/OmQeh5r2VNvuBk60DnNGQXrgHt9y O+JlzW+WubeVQYCXKXdXrxL+TZZsIb6hUIFRFoNiBQkS6MwHgGQDROUlZ9LU1JeuhBh/6GvSh1e0j BTXROxHof/suc/r0R2d5SWmuCki7qBALqI9ETLHnTUoB/ziDFofq974Yt6ILdVG4gVwQBrJuWDlzz 2hKk169emNq0o4YRX2ldJ7KABfDg4v2wdqta4kv55C0JIq2ls+7ytQMywkuwuaxVcIPf1kb3ttDoI jhjy07yCm9CB4NbxbXfA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tRPtE-00000001S4h-3eTw; Sat, 28 Dec 2024 06:01:32 +0000 Received: from mail-pj1-x102a.google.com ([2607:f8b0:4864:20::102a]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tRPtC-00000001S47-0ezj for linux-riscv@lists.infradead.org; Sat, 28 Dec 2024 06:01:32 +0000 Received: by mail-pj1-x102a.google.com with SMTP id 98e67ed59e1d1-2ef28f07dbaso7624988a91.2 for ; Fri, 27 Dec 2024 22:01:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1735365688; x=1735970488; darn=lists.infradead.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=16HXpJjBFl/U2jMxDiHAdVrxhR44wg5Y1LzvPtm7LA0=; b=WgXpOfc0XnodBpMlLNlb5OhNYagCIikDGg1cD50ME7A1UA0yx7ui2+V1qS51hsItco /Ugq+k0Mr9DDbnZlb55QJOMwnXgWF+f5VfLb0/sgTQYVti1aK6bNyjzIbofIX8/cmmu7 uFv1tI+kPUiEhKT4wnqmFyWUvTbqngFFzdyS/j+FKBLBKkIItnN05Op1V/LTtwE45nh9 Tc4t1hEtTBrFO3N0E81O0OVRxa9mUThDif9MJjTVX/m7Ua3ynJn+CFZ+l7CPiPli/KOl 2Sh7NQGTF1jKOAEnAJj+/wdGjnXNBAw+9C4p0TPLy3rVxf3EOnj3J08hd4cRVlc9BdgU j/WQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735365688; x=1735970488; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=16HXpJjBFl/U2jMxDiHAdVrxhR44wg5Y1LzvPtm7LA0=; b=pjiwUI8DHUGnOH3V4jIxSMagEb8FZAf+6k5FMjVi7tUloQS0C4yfcrQTRalOdTsKUT 3gGCGY6xVDjOPAJ9jpYYKqB5WvT2urFaOeEhCpRTx37moePNJlDCNp6k2j87VNAg9uX7 vCqdO+nJd4nnLDFWMo1kdG6YedryeoizuNh4ogCRPA7uLrhccmHPmuFKWz++B2wo7z0f szN5RPNpi0cvrAQoXWJh0IvB+Rf+gHLb8/Xp89Xb6CoX7gJc8o1nkCWsv8qPo4V8Xhnw 6vA83vSqFzaDbt7it7UCVP+s48/RPYSuBK+8RaIIe+uBl+X/yitRVbgl9RAL/Jf5vVY9 sKFQ== X-Gm-Message-State: AOJu0YyiTX4Us22pWdUIPJdlM0L0THTZJiDdw9kIINGsIbPOPJ0mK8e+ YBTHKdERTnCmuNFlxg1mt+ONlVdEL6ygolbvImTyr7YwHJ42YSu6NyRrPm7POThaEsBBR/uMQzj B X-Gm-Gg: ASbGnctdyeXPCVXvzo6HNKSmh+dVgZDM016Bhwq6iFNxESs33NlI71LcpGX3sYMGthx SX1ANCr+qQ/jmvO5AbDVKOe2CJcP4SsaFBRmbnMQM9JsDweHoW2Cf30pWOvGU7OGI5yZPK6Ctvr tzTiQHrid05gjgI++PO9RX2gMSRKSVbDeeIOfCFkG4MMHKPcwM/lqbT7T+PiWeOvqsL7G+y2uL4 j9QPSWGbPYavqL09A6zWQ5B4kV8n4T2owXC1tsVydB4T4knjVQ3 X-Google-Smtp-Source: AGHT+IHIdaVUZiKhPMtqpli/189hMR4AnOV0fDaSvB5n0JS9Xe7Z+uW+6VIHZ43uBbGsFmJ98qk2Cg== X-Received: by 2002:a17:90a:d00b:b0:2ee:9a82:5a93 with SMTP id 98e67ed59e1d1-2f452e1d13amr43884406a91.14.1735365688566; Fri, 27 Dec 2024 22:01:28 -0800 (PST) Received: from ghost ([2601:647:6700:64d0:ffc5:30d3:db1f:89c2]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2f447798982sm16783288a91.1.2024.12.27.22.01.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 22:01:27 -0800 (PST) Date: Fri, 27 Dec 2024 22:01:25 -0800 From: Charlie Jenkins To: Aleksandar Rikalo Cc: linux-riscv@lists.infradead.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Andrew Jones , Christoph =?iso-8859-1?Q?M=FCllner?= , linux-kernel@vger.kernel.org, Djordje Todorovic Subject: Re: [PATCH v2] riscv: Fix the PAUSE Opcode for MIPS P8700. Message-ID: References: <20241227135832.188256-1-arikalo@gmail.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20241227135832.188256-1-arikalo@gmail.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241227_220130_479506_5022F8AA X-CRM114-Status: GOOD ( 34.31 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org T24gRnJpLCBEZWMgMjcsIDIwMjQgYXQgMDI6NTg6MzJQTSArMDEwMCwgQWxla3NhbmRhciBSaWth bG8gd3JvdGU6Cj4gRnJvbTogRGpvcmRqZSBUb2Rvcm92aWMgPGRqb3JkamUudG9kb3JvdmljQGh0 ZWNncm91cC5jb20+Cj4gCj4gVGhlIHJpc2N2IE1JUFMgUDg3MDAgdXNlcyBhIGRpZmZlcmVudCBv cGNvZGUgZm9yIFBBVVNFLgo+IEl0IGlzIGEg4oCYaGludOKAmSBlbmNvZGluZyBvZiB0aGUgU0xM SSBpbnN0cnVjdGlvbiwgd2l0aCByZD0wLCByczE9MCBhbmQKPiBpbW09NS4gSXQgd2lsbCBiZWhh dmUgYXMgYSBOT1AgaW5zdHJ1Y3Rpb24gaWYgbm8gYWRkaXRpb25hbCBiZWhhdmlvcgo+IGJleW9u ZCB0aGF0IG9mIFNMTEkgaXMgaW1wbGVtZW50ZWQuCj4gCj4gQWRkIEVSUkFUQV9NSVBTIGFuZCBF UlJBVEFfTUlQU19QODcwMF9QQVVTRV9PUENPREUgY29uZmlncy4KPiBIYW5kbGUgZXJyYXRhIGZv ciBNSVBTIENQVXMuCj4gCj4gU2lnbmVkLW9mZi1ieTogRGpvcmRqZSBUb2Rvcm92aWMgPGRqb3Jk amUudG9kb3JvdmljQGh0ZWNncm91cC5jb20+Cj4gU2lnbmVkLW9mZi1ieTogQWxla3NhbmRhciBS aWthbG8gPGFyaWthbG9AZ21haWwuY29tPgo+IFNpZ25lZC1vZmYtYnk6IFJhaiBWaXNod2FuYXRo YW40IDxydmlzaHdhbmF0aGFuQG1pcHMuY29tPgo+IC0tLQo+ICBhcmNoL3Jpc2N2L0tjb25maWcu ZXJyYXRhICAgICAgICAgICAgICB8IDIyICsrKysrKysrKysrKysrKysrCj4gIGFyY2gvcmlzY3Yv ZXJyYXRhL01ha2VmaWxlICAgICAgICAgICAgIHwgIDEgKwo+ICBhcmNoL3Jpc2N2L2VycmF0YS9t aXBzL01ha2VmaWxlICAgICAgICB8ICA1ICsrKysKPiAgYXJjaC9yaXNjdi9lcnJhdGEvbWlwcy9l cnJhdGEuYyAgICAgICAgfCAzMyArKysrKysrKysrKysrKysrKysrKysrKysrKwo+ICBhcmNoL3Jp c2N2L2luY2x1ZGUvYXNtL2FsdGVybmF0aXZlLmggICB8ICAzICsrKwo+ICBhcmNoL3Jpc2N2L2lu Y2x1ZGUvYXNtL3ZlbmRvcmlkX2xpc3QuaCB8ICAxICsKPiAgYXJjaC9yaXNjdi9rZXJuZWwvYWx0 ZXJuYXRpdmUuYyAgICAgICAgfCAgNSArKysrCj4gIDcgZmlsZXMgY2hhbmdlZCwgNzAgaW5zZXJ0 aW9ucygrKQo+ICBjcmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9yaXNjdi9lcnJhdGEvbWlwcy9NYWtl ZmlsZQo+ICBjcmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9yaXNjdi9lcnJhdGEvbWlwcy9lcnJhdGEu Ywo+IAo+IGRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L0tjb25maWcuZXJyYXRhIGIvYXJjaC9yaXNj di9LY29uZmlnLmVycmF0YQo+IGluZGV4IDJhY2M3ZDg3NmUxZi4uOTljNzVmZWNlOGI5IDEwMDY0 NAo+IC0tLSBhL2FyY2gvcmlzY3YvS2NvbmZpZy5lcnJhdGEKPiArKysgYi9hcmNoL3Jpc2N2L0tj b25maWcuZXJyYXRhCj4gQEAgLTIxLDYgKzIxLDI4IEBAIGNvbmZpZyBFUlJBVEFfQU5ERVNfQ01P Cj4gIAo+ICAJICBJZiB5b3UgZG9uJ3Qga25vdyB3aGF0IHRvIGRvIGhlcmUsIHNheSAiWSIuCj4g IAo+ICtjb25maWcgRVJSQVRBX01JUFMKPiArCWJvb2wgIk1JUFMgZXJyYXRhIgo+ICsJZGVwZW5k cyBvbiBSSVNDVl9BTFRFUk5BVElWRQo+ICsJaGVscAo+ICsJICBBbGwgTUlQUyBlcnJhdGEgS2Nv bmZpZyBkZXBlbmQgb24gdGhpcyBLY29uZmlnLiBEaXNhYmxpbmcKPiArCSAgdGhpcyBLY29uZmln IHdpbGwgZGlzYWJsZSBhbGwgTUlQUyBlcnJhdGEuIFBsZWFzZSBzYXkgIlkiCj4gKwkgIGhlcmUg aWYgeW91ciBwbGF0Zm9ybSB1c2VzIE1JUFMgQ1BVIGNvcmVzLgo+ICsKPiArCSAgT3RoZXJ3aXNl LCBwbGVhc2Ugc2F5ICJOIiBoZXJlIHRvIGF2b2lkIHVubmVjZXNzYXJ5IG92ZXJoZWFkLgo+ICsK PiArY29uZmlnIEVSUkFUQV9NSVBTX1A4NzAwX1BBVVNFX09QQ09ERQo+ICsJYm9vbCAiRml4IHRo ZSBQQVVTRSBPcGNvZGUgZm9yIE1JUFMgUDg3MDAiCj4gKwlkZXBlbmRzIG9uIEVSUkFUQV9NSVBT ICYmIDY0QklUCj4gKwloZWxwCj4gKwkgICBUaGUgUklTQ1YgTUlQUyBQODcwMCB1c2VzIGEgZGlm ZmVyZW50IG9wY29kZSBmb3IgUEFVU0UuCj4gKwkgICBJdCBpcyBhICdoaW50JyBlbmNvZGluZyBv ZiB0aGUgU0xMSSBpbnN0cnVjdGlvbiwKPiArCSAgIHdpdGggcmQ9MCwgcnMxPTAgYW5kIGltbT01 LiBJdCB3aWxsIGJlaGF2ZSBhcyBhIE5PUAo+ICsJICAgaW5zdHJ1Y3Rpb24gaWYgbm8gYWRkaXRp b25hbCBiZWhhdmlvciBiZXlvbmQgdGhhdCBvZgo+ICsJICAgU0xMSSBpcyBpbXBsZW1lbnRlZC4K PiArCj4gKwkgICBJZiB5b3UgYXJlIG5vdCB1c2luZyB0aGUgUDg3MDAgcHJvY2Vzc29yLCBzYXkg Ti4KPiArCj4gIGNvbmZpZyBFUlJBVEFfU0lGSVZFCj4gIAlib29sICJTaUZpdmUgZXJyYXRhIgo+ ICAJZGVwZW5kcyBvbiBSSVNDVl9BTFRFUk5BVElWRQo+IGRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2 L2VycmF0YS9NYWtlZmlsZSBiL2FyY2gvcmlzY3YvZXJyYXRhL01ha2VmaWxlCj4gaW5kZXggZjBk YTlkN2IzOWMzLi4xNTZjYWZiMzM4YzEgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9yaXNjdi9lcnJhdGEv TWFrZWZpbGUKPiArKysgYi9hcmNoL3Jpc2N2L2VycmF0YS9NYWtlZmlsZQo+IEBAIC05LDUgKzks NiBAQCBlbmRpZgo+ICBlbmRpZgo+ICAKPiAgb2JqLSQoQ09ORklHX0VSUkFUQV9BTkRFUykgKz0g YW5kZXMvCj4gK29iai0kKENPTkZJR19FUlJBVEFfTUlQUykgKz0gbWlwcy8KPiAgb2JqLSQoQ09O RklHX0VSUkFUQV9TSUZJVkUpICs9IHNpZml2ZS8KPiAgb2JqLSQoQ09ORklHX0VSUkFUQV9USEVB RCkgKz0gdGhlYWQvCj4gZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3YvZXJyYXRhL21pcHMvTWFrZWZp bGUgYi9hcmNoL3Jpc2N2L2VycmF0YS9taXBzL01ha2VmaWxlCj4gbmV3IGZpbGUgbW9kZSAxMDA2 NDQKPiBpbmRleCAwMDAwMDAwMDAwMDAuLjYyNzhjMzg5YjgwMQo+IC0tLSAvZGV2L251bGwKPiAr KysgYi9hcmNoL3Jpc2N2L2VycmF0YS9taXBzL01ha2VmaWxlCj4gQEAgLTAsMCArMSw1IEBACj4g K2lmZGVmIENPTkZJR19SSVNDVl9BTFRFUk5BVElWRV9FQVJMWQo+ICtDRkxBR1NfZXJyYXRhLm8g Oj0gLW1jbW9kZWw9bWVkYW55Cj4gK2VuZGlmCj4gKwo+ICtvYmoteSArPSBlcnJhdGEubwo+IGRp ZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2VycmF0YS9taXBzL2VycmF0YS5jIGIvYXJjaC9yaXNjdi9l cnJhdGEvbWlwcy9lcnJhdGEuYwo+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4gaW5kZXggMDAwMDAw MDAwMDAwLi43YWZmYzU5MGRlZDUKPiAtLS0gL2Rldi9udWxsCj4gKysrIGIvYXJjaC9yaXNjdi9l cnJhdGEvbWlwcy9lcnJhdGEuYwo+IEBAIC0wLDAgKzEsMzMgQEAKPiArLy8gU1BEWC1MaWNlbnNl LUlkZW50aWZpZXI6IEdQTC0yLjAtb25seQo+ICsvKgo+ICsgKiBDb3B5cmlnaHQgKEMpIDIwMjQg TUlQUy4KPiArICovCj4gKwo+ICsjaW5jbHVkZSA8bGludXgvbWVtb3J5Lmg+Cj4gKyNpbmNsdWRl IDxsaW51eC9tb2R1bGUuaD4KPiArCj4gKyNpbmNsdWRlIDxhc20vYWx0ZXJuYXRpdmUuaD4KPiAr I2luY2x1ZGUgPGFzbS9jYWNoZWZsdXNoLmg+Cj4gKyNpbmNsdWRlIDxhc20vZXJyYXRhX2xpc3Qu aD4KPiArI2luY2x1ZGUgPGFzbS90ZXh0LXBhdGNoaW5nLmg+Cj4gKyNpbmNsdWRlIDxhc20vcHJv Y2Vzc29yLmg+Cj4gKyNpbmNsdWRlIDxhc20vc2JpLmg+Cj4gKyNpbmNsdWRlIDxhc20vdmVuZG9y aWRfbGlzdC5oPgo+ICsjaW5jbHVkZSA8YXNtL3ZlbmRvcl9leHRlbnNpb25zLmg+Cj4gKwo+ICt2 b2lkIF9faW5pdF9vcl9tb2R1bGUgbWlwc19lcnJhdGFfcGF0Y2hfZnVuYyhzdHJ1Y3QgYWx0X2Vu dHJ5ICpiZWdpbiwKPiArCQkJCQkgICAgIHN0cnVjdCBhbHRfZW50cnkgKmVuZCwKPiArCQkJCQkg ICAgIHVuc2lnbmVkIGxvbmcgYXJjaGlkLAo+ICsJCQkJCSAgICAgdW5zaWduZWQgbG9uZyBpbXBp ZCwKPiArCQkJCQkgICAgIHVuc2lnbmVkIGludCBzdGFnZSkKPiArewo+ICsJaWYgKCFJU19FTkFC TEVEKENPTkZJR19FUlJBVEFfTUlQUykpCj4gKwkJcmV0dXJuOwo+ICsKPiArCWlmICghSVNfRU5B QkxFRChDT05GSUdfRVJSQVRBX01JUFNfUDg3MDBfUEFVU0VfT1BDT0RFKSkKPiArCQlyZXR1cm47 Cj4gKwo+ICsJYXNtIHZvbGF0aWxlKEFMVEVSTkFUSVZFKCIuNGJ5dGUgMHgxMDAwMDAwZiIsICIu NGJ5dGUgMHgwMDUwMTAxMyIsCj4gKwkJCQkgTUlQU19WRU5ET1JfSUQsIDAsIC8qIHBhdGNoX2lk ICovCj4gKwkJCQkgQ09ORklHX0VSUkFUQV9NSVBTX1A4NzAwX1BBVVNFX09QQ09ERSkpOwoKSSBk b250IHRoaW5rIGhpcyBpc24ndCBxdWl0ZSB3aGF0IHlvdSBhcmUgbG9va2luZyBmb3IuIFRoaXMg d2lsbCBlbmQgdXAKZW1pdHRpbmcgYSBwYXVzZSBpbnN0cnVjdGlvbiB3aGVuIHRoaXMgcGF0Y2gg ZnVuY3Rpb24gaXMgY2FsbGVkLCBpbnN0ZWFkCm9mIHJlcGxhY2luZyBhbGwgcGF1c2UgaW5zdHJ1 Y3Rpb25zIHdpdGggdGhpcyBjdXN0b20gZW5jb2RpbmcuIFdoYXQgeW91CndhbnQgdG8gZG8gaGVy ZSBpcyBzaW1pbGFyIHRvIHdoYXQgaXMgZG9uZSBpbgphcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2Vy cmF0YV9saXN0LmguCgpBIGdvb2QgZXhhbXBsZSBvZiB0aGlzIGlzOgoKI2RlZmluZSBBTFRfU0ZF TkNFX1ZNQV9BU0lEKGFzaWQpCQkJCQlcCmFzbShBTFRFUk5BVElWRSgic2ZlbmNlLnZtYSB4MCwg JTAiLCAic2ZlbmNlLnZtYSIsIFNJRklWRV9WRU5ET1JfSUQsCVwKCQlFUlJBVEFfU0lGSVZFX0NJ UF8xMjAwLCBDT05GSUdfRVJSQVRBX1NJRklWRV9DSVBfMTIwMCkJXAoJCTogOiAiciIgKGFzaWQp IDogIm1lbW9yeSIpCgpUaGlzIG1hY3JvIGlzIHRoZW4gdXNlZCBldmVyeXdoZXJlICJzZmVuY2Uu dm1hIiB3b3VsZCBub3JtYWxseSBiZSB1c2VkLgpUaGVuIGluIHNpZml2ZV9lcnJhdGFfcGF0Y2hf ZnVuYygpIGluIGFyY2gvcmlzY3YvZXJyYXRhL3NpZml2ZS9lcnJhdGEuYyBpdGVyYXRlcyB0aHJv dWdoIGFsbCBhbHRlcm5hdGl2ZXMsIGxvb2tpbmcgZm9yIGFueSBhbHRlcm5hdGl2ZXMgdGhhdCBt YXRjaCBTSUZJVkVfVkVORE9SX0lEIGFuZCB0aGVuIHBlcmZvcm0gdGhlIHJlcGxhY2VtZW50LgoK VGhlcmUgc2VlbSB0byBiZSB0aHJlZSBwbGFjZXMgd2hlcmUgdGhlIHBhdXNlIGluc3RydWN0aW9u IGlzIHVzZWQ6CgotIGNwdV9yZWxheCgpIGluIGFyY2gvcmlzY3YvaW5jbHVkZS9hc20vdmRzby9w cm9jZXNzb3IuaAotIF9fY21wd2FpdCgpIGluIGFyY2gvcmlzY3YvaW5jbHVkZS9hc20vY21weGNo Zy5oCgpUaGlzIG9uZSBpcyBhIGRpZmZlcmVudCBiZWNhdXNlIGl0IGlzIGluIHRvb2xzLiAKLSBj cHVfcmVsYXgoKSBpbiB0b29scy9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3Zkc28vcHJvY2Vzc29y LmgKCnRvb2xzIGlzIHVzZXJzcGFjZSBjb2RlLCBzbyBhbHRlcm5hdGl2ZXMgYXJlIG5vdCBzdXBw b3J0ZWQuIFBhdGNoaW5nIHRoZQpwYXVzZSBpbnN0cnVjdGlvbiBoZXJlIHdpbGwgcmVxdWlyZSBh IGNhbGwgdG8gaHdwcm9iZS4gSSBhbSBoZXNpdGFudAphYm91dCB0aGlzIHRob3VnaCBiZWNhdXNl IHRoYXQgd291bGQgY2F1c2UgYWxsIG1pY3JvYXJjaGl0ZWN0dXJlcyB0bwppbmN1ciB0aGUgY29z dCBvZiBjYWxsaW5nIGh3cHJvYmUsIG5vdCBqdXN0IG9uZXMgcHJvZHVjZWQgYnkgTUlQUy4gSQp3 b3VsZCBwcmVmZXIgZm9yIHRoYXQgdG8gbm90IGJlIHRoZSBkZWZhdWx0LCBrY29uZmlnIGRvZXNu J3QgZXh0ZW5kIHRvCnRvb2xzIHNvIHNvbWUgZW52aXJvbm1lbnQgdmFyaWFibGUgY291bGQgYmUg c2V0IGZvciBpdC4gSSBhbSBub3Qgc3VyZSB3aGF0CmtpbmQgb2YgcHJlY2VkZW50IHdlIHdhbnQg dG8gc2V0IGZvciB0aGlzLgoKQWxzbywgUGFsbWVyIGlzIGV4cGVjdGVkIHRvIG1lcmdlIGluIG15 IHZlbmRvci1zcGVjaWZpYyBod3Byb2JlCmZyYW1ld29yayB0aGlzIG1lcmdlIHdpbmRvdyB0aGF0 IGlzIGluY2x1ZGVkIGluIFsxXS4KCkxpbmsKaHR0cHM6Ly9sb3JlLmtlcm5lbC5vcmcvbGludXgt cmlzY3YvMjAyNDExMTMteHRoZWFkdmVjdG9yLXYxMS0wLTIzNmMyMjc5MWVmOUByaXZvc2luYy5j b20vClsxXQoKPiArfQo+IGRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2FsdGVy bmF0aXZlLmggYi9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2FsdGVybmF0aXZlLmgKPiBpbmRleCAz YzJiNTliMjUwMTcuLmJjM2FkYTgxOTBhOSAxMDA2NDQKPiAtLS0gYS9hcmNoL3Jpc2N2L2luY2x1 ZGUvYXNtL2FsdGVybmF0aXZlLmgKPiArKysgYi9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2FsdGVy bmF0aXZlLmgKPiBAQCAtNDgsNiArNDgsOSBAQCBzdHJ1Y3QgYWx0X2VudHJ5IHsKPiAgdm9pZCBh bmRlc19lcnJhdGFfcGF0Y2hfZnVuYyhzdHJ1Y3QgYWx0X2VudHJ5ICpiZWdpbiwgc3RydWN0IGFs dF9lbnRyeSAqZW5kLAo+ICAJCQkgICAgIHVuc2lnbmVkIGxvbmcgYXJjaGlkLCB1bnNpZ25lZCBs b25nIGltcGlkLAo+ICAJCQkgICAgIHVuc2lnbmVkIGludCBzdGFnZSk7Cj4gK3ZvaWQgbWlwc19l cnJhdGFfcGF0Y2hfZnVuYyhzdHJ1Y3QgYWx0X2VudHJ5ICpiZWdpbiwgc3RydWN0IGFsdF9lbnRy eSAqZW5kLAo+ICsJCQkgICAgICB1bnNpZ25lZCBsb25nIGFyY2hpZCwgdW5zaWduZWQgbG9uZyBp bXBpZCwKPiArCQkJICAgICAgdW5zaWduZWQgaW50IHN0YWdlKTsKPiAgdm9pZCBzaWZpdmVfZXJy YXRhX3BhdGNoX2Z1bmMoc3RydWN0IGFsdF9lbnRyeSAqYmVnaW4sIHN0cnVjdCBhbHRfZW50cnkg KmVuZCwKPiAgCQkJICAgICAgdW5zaWduZWQgbG9uZyBhcmNoaWQsIHVuc2lnbmVkIGxvbmcgaW1w aWQsCj4gIAkJCSAgICAgIHVuc2lnbmVkIGludCBzdGFnZSk7Cj4gZGlmZiAtLWdpdCBhL2FyY2gv cmlzY3YvaW5jbHVkZS9hc20vdmVuZG9yaWRfbGlzdC5oIGIvYXJjaC9yaXNjdi9pbmNsdWRlL2Fz bS92ZW5kb3JpZF9saXN0LmgKPiBpbmRleCAyZjJiYjBjODRmOWEuLjU1ZDk3OWE3YTdjMiAxMDA2 NDQKPiAtLS0gYS9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3ZlbmRvcmlkX2xpc3QuaAo+ICsrKyBi L2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vdmVuZG9yaWRfbGlzdC5oCj4gQEAgLTgsNSArOCw2IEBA Cj4gICNkZWZpbmUgQU5ERVNfVkVORE9SX0lECQkweDMxZQo+ICAjZGVmaW5lIFNJRklWRV9WRU5E T1JfSUQJMHg0ODkKPiAgI2RlZmluZSBUSEVBRF9WRU5ET1JfSUQJCTB4NWI3Cj4gKyNkZWZpbmUg TUlQU19WRU5ET1JfSUQJCTB4MTI3Cj4gIAo+ICAjZW5kaWYKPiBkaWZmIC0tZ2l0IGEvYXJjaC9y aXNjdi9rZXJuZWwvYWx0ZXJuYXRpdmUuYyBiL2FyY2gvcmlzY3Yva2VybmVsL2FsdGVybmF0aXZl LmMKPiBpbmRleCA3ZWIzY2IxMjE1YzYuLjc2NDI3MDRjN2YxOCAxMDA2NDQKPiAtLS0gYS9hcmNo L3Jpc2N2L2tlcm5lbC9hbHRlcm5hdGl2ZS5jCj4gKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvYWx0 ZXJuYXRpdmUuYwo+IEBAIC00Nyw2ICs0NywxMSBAQCBzdGF0aWMgdm9pZCByaXNjdl9maWxsX2Nw dV9tZnJfaW5mbyhzdHJ1Y3QgY3B1X21hbnVmYWN0dXJlcl9pbmZvX3QgKmNwdV9tZnJfaW5mbwo+ ICAJCWNwdV9tZnJfaW5mby0+cGF0Y2hfZnVuYyA9IGFuZGVzX2VycmF0YV9wYXRjaF9mdW5jOwo+ ICAJCWJyZWFrOwo+ICAjZW5kaWYKPiArI2lmZGVmIENPTkZJR19FUlJBVEFfTUlQUwo+ICsJY2Fz ZSBNSVBTX1ZFTkRPUl9JRDoKPiArCQljcHVfbWZyX2luZm8tPnBhdGNoX2Z1bmMgPSBtaXBzX2Vy cmF0YV9wYXRjaF9mdW5jOwo+ICsJCWJyZWFrOwo+ICsjZW5kaWYKPiAgI2lmZGVmIENPTkZJR19F UlJBVEFfU0lGSVZFCj4gIAljYXNlIFNJRklWRV9WRU5ET1JfSUQ6Cj4gIAkJY3B1X21mcl9pbmZv LT5wYXRjaF9mdW5jID0gc2lmaXZlX2VycmF0YV9wYXRjaF9mdW5jOwo+IC0tIAo+IDIuMjUuMQo+ IAo+IAo+IF9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCj4g bGludXgtcmlzY3YgbWFpbGluZyBsaXN0Cj4gbGludXgtcmlzY3ZAbGlzdHMuaW5mcmFkZWFkLm9y Zwo+IGh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtcmlz Y3YKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpbnV4 LXJpc2N2IG1haWxpbmcgbGlzdApsaW51eC1yaXNjdkBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6 Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtcmlzY3YK From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f42.google.com (mail-pj1-f42.google.com [209.85.216.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 85A0012E4A for ; Sat, 28 Dec 2024 06:01:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735365692; cv=none; b=nR5D08YIstu9rt1BWs7bjXEXMeF+I7zBk6facJQkBTrQCQKDKXjJirfe0xDH7YmNOno8qIfHT0pis9JfCQntXypSyB0J5mO9fjlHJlf4Pg3ApyZVpqdfkEqVTwLxD4A+IHVfV1xtcQgxxci0jdRm70LC9waGC3xZGoxCjVaDepY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735365692; c=relaxed/simple; bh=z6EuYrU+QU7mROh3qULtcUDD6cwAGMO5LrfU8imuyRI=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=LLFjxMCg+gSafyL6D+W5J6qM38WNT7b2v1cvyk8pWq27F3/ZLhJMc/z4oTdNdcEXblFjXK25t/iBoBhGmixePgu5b6w7roK3bXlEI/rW2ppwKh3qJHUFHxadM2sTsKxiO1+3meeceUFdfrq/JYnGATAqDAKo+ro7MSpq43aQnT0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=MxWTW2tR; arc=none smtp.client-ip=209.85.216.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="MxWTW2tR" Received: by mail-pj1-f42.google.com with SMTP id 98e67ed59e1d1-2efded08c79so7635985a91.0 for ; Fri, 27 Dec 2024 22:01:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1735365688; x=1735970488; darn=vger.kernel.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=16HXpJjBFl/U2jMxDiHAdVrxhR44wg5Y1LzvPtm7LA0=; b=MxWTW2tRI/P9MXbOGZCh0doeL6ntMb9JWsCwOMvwrhJnvtvV1Xqp4+RX4b+SQEhX75 Yw1csIySAmv8ksAtuBJLcPmOWl/K+088jK5m/7TUbi195E/n2764rcnYoBzRxxG8xZWx kBcG9eCLMj/OxxxhhoG3wjMdnAm64CGwUTo6oDtk+0Ztkd7ImTixvpRsknAr71dM0TPn QVnoEMq+oCCLIIuBZABfdwO2GiFLzKERhVnppueEyJP5dKj3+wC4jGVmC2Y5IWTKtVow mxfEqt42AqXLouohaIMjOaHbDHvXYKXt4wUHh0gf0Eei43evJciWq4/HLOq4l+kZEGJ9 HGNg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735365688; x=1735970488; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=16HXpJjBFl/U2jMxDiHAdVrxhR44wg5Y1LzvPtm7LA0=; b=kJeoYeLUV4OYj9GpZgvzi1vPaQy8ct6syV3DRBSjIXfZKjKpZqudv17CwGib1Bgt8e ZuFIR1Ht4aXOM0JhbNUOAoDdLnVSQ0lMC5bz8+O8NDnUGnXmfIWAaK8sTE/phFkMzPH+ KHDxdoS+c/8ohjzZ2zk9nNIOWGEwWJIXpPOZ8Py8z92qs5SyGxT/JtzWvN3qY2J60key 7FUQ4cUQUhc8+J4LEkPWMwksHBGdpF/0Ve3Gpd+ZdtK8Fj/Kxzlz9xl6vSsaJAzVk349 dk7AFkEyGtzJIYO5fjvgs/bpL4LuYJ2lLlXDa42BpZZrrXHcBqIihgP+ZvvesqP0fUeb zxXg== X-Forwarded-Encrypted: i=1; AJvYcCVoAU54llV7b0knGW2WFBB3TR8Sk+L5D9dX6fm3+LfyvmddLKE1yonaQF3TNb5dUmWj6qm6euvWv+fBlmA=@vger.kernel.org X-Gm-Message-State: AOJu0Yy1yVqYbqrIbIuDX05w/uqMjSwkt/FjfRM1n4Z1hUj1gsxVGuZS Um3NTQRlUjo8erx+FhWgDXzkX6wiMBUr4AB7xRLks/nNjZfKb1qrr5rqLfxUOXc= X-Gm-Gg: ASbGncugVhlclXIFgI6Qcpg4IK2WLuoL01vXdubzg/gs1dWWOjFwb2hY1LZt++rBpQ1 SdFZGtMIV9z3402iIG54hR/6TAIRMEU26A6mSBvhahMGLGi1n/b6KJqZGRWRl6FaD2CmCv95oFg EN/0UfWDW3e5E2gKgRK4ex22XsYjd+GjtroammOs2LoF/rZSlpeu6jMBwNtn3VhqsPkJ701k9A8 KjrPt64Mz+prM+apFvbrA7R+iRQYACc12Qs9D68UpRyBDb/xRn1 X-Google-Smtp-Source: AGHT+IHIdaVUZiKhPMtqpli/189hMR4AnOV0fDaSvB5n0JS9Xe7Z+uW+6VIHZ43uBbGsFmJ98qk2Cg== X-Received: by 2002:a17:90a:d00b:b0:2ee:9a82:5a93 with SMTP id 98e67ed59e1d1-2f452e1d13amr43884406a91.14.1735365688566; Fri, 27 Dec 2024 22:01:28 -0800 (PST) Received: from ghost ([2601:647:6700:64d0:ffc5:30d3:db1f:89c2]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2f447798982sm16783288a91.1.2024.12.27.22.01.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 22:01:27 -0800 (PST) Date: Fri, 27 Dec 2024 22:01:25 -0800 From: Charlie Jenkins To: Aleksandar Rikalo Cc: linux-riscv@lists.infradead.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Andrew Jones , Christoph =?iso-8859-1?Q?M=FCllner?= , linux-kernel@vger.kernel.org, Djordje Todorovic Subject: Re: [PATCH v2] riscv: Fix the PAUSE Opcode for MIPS P8700. Message-ID: References: <20241227135832.188256-1-arikalo@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20241227135832.188256-1-arikalo@gmail.com> On Fri, Dec 27, 2024 at 02:58:32PM +0100, Aleksandar Rikalo wrote: > From: Djordje Todorovic > > The riscv MIPS P8700 uses a different opcode for PAUSE. > It is a ‘hint’ encoding of the SLLI instruction, with rd=0, rs1=0 and > imm=5. It will behave as a NOP instruction if no additional behavior > beyond that of SLLI is implemented. > > Add ERRATA_MIPS and ERRATA_MIPS_P8700_PAUSE_OPCODE configs. > Handle errata for MIPS CPUs. > > Signed-off-by: Djordje Todorovic > Signed-off-by: Aleksandar Rikalo > Signed-off-by: Raj Vishwanathan4 > --- > arch/riscv/Kconfig.errata | 22 +++++++++++++++++ > arch/riscv/errata/Makefile | 1 + > arch/riscv/errata/mips/Makefile | 5 ++++ > arch/riscv/errata/mips/errata.c | 33 ++++++++++++++++++++++++++ > arch/riscv/include/asm/alternative.h | 3 +++ > arch/riscv/include/asm/vendorid_list.h | 1 + > arch/riscv/kernel/alternative.c | 5 ++++ > 7 files changed, 70 insertions(+) > create mode 100644 arch/riscv/errata/mips/Makefile > create mode 100644 arch/riscv/errata/mips/errata.c > > diff --git a/arch/riscv/Kconfig.errata b/arch/riscv/Kconfig.errata > index 2acc7d876e1f..99c75fece8b9 100644 > --- a/arch/riscv/Kconfig.errata > +++ b/arch/riscv/Kconfig.errata > @@ -21,6 +21,28 @@ config ERRATA_ANDES_CMO > > If you don't know what to do here, say "Y". > > +config ERRATA_MIPS > + bool "MIPS errata" > + depends on RISCV_ALTERNATIVE > + help > + All MIPS errata Kconfig depend on this Kconfig. Disabling > + this Kconfig will disable all MIPS errata. Please say "Y" > + here if your platform uses MIPS CPU cores. > + > + Otherwise, please say "N" here to avoid unnecessary overhead. > + > +config ERRATA_MIPS_P8700_PAUSE_OPCODE > + bool "Fix the PAUSE Opcode for MIPS P8700" > + depends on ERRATA_MIPS && 64BIT > + help > + The RISCV MIPS P8700 uses a different opcode for PAUSE. > + It is a 'hint' encoding of the SLLI instruction, > + with rd=0, rs1=0 and imm=5. It will behave as a NOP > + instruction if no additional behavior beyond that of > + SLLI is implemented. > + > + If you are not using the P8700 processor, say N. > + > config ERRATA_SIFIVE > bool "SiFive errata" > depends on RISCV_ALTERNATIVE > diff --git a/arch/riscv/errata/Makefile b/arch/riscv/errata/Makefile > index f0da9d7b39c3..156cafb338c1 100644 > --- a/arch/riscv/errata/Makefile > +++ b/arch/riscv/errata/Makefile > @@ -9,5 +9,6 @@ endif > endif > > obj-$(CONFIG_ERRATA_ANDES) += andes/ > +obj-$(CONFIG_ERRATA_MIPS) += mips/ > obj-$(CONFIG_ERRATA_SIFIVE) += sifive/ > obj-$(CONFIG_ERRATA_THEAD) += thead/ > diff --git a/arch/riscv/errata/mips/Makefile b/arch/riscv/errata/mips/Makefile > new file mode 100644 > index 000000000000..6278c389b801 > --- /dev/null > +++ b/arch/riscv/errata/mips/Makefile > @@ -0,0 +1,5 @@ > +ifdef CONFIG_RISCV_ALTERNATIVE_EARLY > +CFLAGS_errata.o := -mcmodel=medany > +endif > + > +obj-y += errata.o > diff --git a/arch/riscv/errata/mips/errata.c b/arch/riscv/errata/mips/errata.c > new file mode 100644 > index 000000000000..7affc590ded5 > --- /dev/null > +++ b/arch/riscv/errata/mips/errata.c > @@ -0,0 +1,33 @@ > +// SPDX-License-Identifier: GPL-2.0-only > +/* > + * Copyright (C) 2024 MIPS. > + */ > + > +#include > +#include > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +void __init_or_module mips_errata_patch_func(struct alt_entry *begin, > + struct alt_entry *end, > + unsigned long archid, > + unsigned long impid, > + unsigned int stage) > +{ > + if (!IS_ENABLED(CONFIG_ERRATA_MIPS)) > + return; > + > + if (!IS_ENABLED(CONFIG_ERRATA_MIPS_P8700_PAUSE_OPCODE)) > + return; > + > + asm volatile(ALTERNATIVE(".4byte 0x1000000f", ".4byte 0x00501013", > + MIPS_VENDOR_ID, 0, /* patch_id */ > + CONFIG_ERRATA_MIPS_P8700_PAUSE_OPCODE)); I dont think his isn't quite what you are looking for. This will end up emitting a pause instruction when this patch function is called, instead of replacing all pause instructions with this custom encoding. What you want to do here is similar to what is done in arch/riscv/include/asm/errata_list.h. A good example of this is: #define ALT_SFENCE_VMA_ASID(asid) \ asm(ALTERNATIVE("sfence.vma x0, %0", "sfence.vma", SIFIVE_VENDOR_ID, \ ERRATA_SIFIVE_CIP_1200, CONFIG_ERRATA_SIFIVE_CIP_1200) \ : : "r" (asid) : "memory") This macro is then used everywhere "sfence.vma" would normally be used. Then in sifive_errata_patch_func() in arch/riscv/errata/sifive/errata.c iterates through all alternatives, looking for any alternatives that match SIFIVE_VENDOR_ID and then perform the replacement. There seem to be three places where the pause instruction is used: - cpu_relax() in arch/riscv/include/asm/vdso/processor.h - __cmpwait() in arch/riscv/include/asm/cmpxchg.h This one is a different because it is in tools. - cpu_relax() in tools/arch/riscv/include/asm/vdso/processor.h tools is userspace code, so alternatives are not supported. Patching the pause instruction here will require a call to hwprobe. I am hesitant about this though because that would cause all microarchitectures to incur the cost of calling hwprobe, not just ones produced by MIPS. I would prefer for that to not be the default, kconfig doesn't extend to tools so some environment variable could be set for it. I am not sure what kind of precedent we want to set for this. Also, Palmer is expected to merge in my vendor-specific hwprobe framework this merge window that is included in [1]. Link https://lore.kernel.org/linux-riscv/20241113-xtheadvector-v11-0-236c22791ef9@rivosinc.com/ [1] > +} > diff --git a/arch/riscv/include/asm/alternative.h b/arch/riscv/include/asm/alternative.h > index 3c2b59b25017..bc3ada8190a9 100644 > --- a/arch/riscv/include/asm/alternative.h > +++ b/arch/riscv/include/asm/alternative.h > @@ -48,6 +48,9 @@ struct alt_entry { > void andes_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > unsigned long archid, unsigned long impid, > unsigned int stage); > +void mips_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > + unsigned long archid, unsigned long impid, > + unsigned int stage); > void sifive_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > unsigned long archid, unsigned long impid, > unsigned int stage); > diff --git a/arch/riscv/include/asm/vendorid_list.h b/arch/riscv/include/asm/vendorid_list.h > index 2f2bb0c84f9a..55d979a7a7c2 100644 > --- a/arch/riscv/include/asm/vendorid_list.h > +++ b/arch/riscv/include/asm/vendorid_list.h > @@ -8,5 +8,6 @@ > #define ANDES_VENDOR_ID 0x31e > #define SIFIVE_VENDOR_ID 0x489 > #define THEAD_VENDOR_ID 0x5b7 > +#define MIPS_VENDOR_ID 0x127 > > #endif > diff --git a/arch/riscv/kernel/alternative.c b/arch/riscv/kernel/alternative.c > index 7eb3cb1215c6..7642704c7f18 100644 > --- a/arch/riscv/kernel/alternative.c > +++ b/arch/riscv/kernel/alternative.c > @@ -47,6 +47,11 @@ static void riscv_fill_cpu_mfr_info(struct cpu_manufacturer_info_t *cpu_mfr_info > cpu_mfr_info->patch_func = andes_errata_patch_func; > break; > #endif > +#ifdef CONFIG_ERRATA_MIPS > + case MIPS_VENDOR_ID: > + cpu_mfr_info->patch_func = mips_errata_patch_func; > + break; > +#endif > #ifdef CONFIG_ERRATA_SIFIVE > case SIFIVE_VENDOR_ID: > cpu_mfr_info->patch_func = sifive_errata_patch_func; > -- > 2.25.1 > > > _______________________________________________ > linux-riscv mailing list > linux-riscv@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-riscv