All of lore.kernel.org
 help / color / mirror / Atom feed
From: Andy Shevchenko <andy@kernel.org>
To: Ferry Toth <fntoth@gmail.com>
Cc: Arnd Bergmann <arnd@kernel.org>,
	linux-kernel@vger.kernel.org, x86@kernel.org,
	Arnd Bergmann <arnd@arndb.de>,
	Thomas Gleixner <tglx@linutronix.de>,
	Ingo Molnar <mingo@redhat.com>, Borislav Petkov <bp@alien8.de>,
	Dave Hansen <dave.hansen@linux.intel.com>,
	"H. Peter Anvin" <hpa@zytor.com>,
	Linus Torvalds <torvalds@linux-foundation.org>,
	Matthew Wilcox <willy@infradead.org>
Subject: Re: [PATCH v3 08/10] x86: document X86_INTEL_MID as 64-bit-only
Date: Fri, 28 Feb 2025 20:40:51 +0200	[thread overview]
Message-ID: <Z8IDM8jb-3i5jxYU@smile.fi.intel.com> (raw)
In-Reply-To: <8c8a5aa5-f434-4006-b36c-02311b94041f@gmail.com>

On Fri, Feb 28, 2025 at 05:20:54PM +0100, Ferry Toth wrote:
> Hi,
> 
> On 26-02-2025 22:37, Arnd Bergmann wrote:
> > From: Arnd Bergmann <arnd@arndb.de>
> > 
> > The X86_INTEL_MID code was originally introduced for the 32-bit
> > Moorestown/Medfield/Clovertrail platform, later the 64-bit
> > Merrifield/Moorefield variants were added, but the final Morganfield
> > 14nm platform was canceled before it hit the market.
> > 
> > To help users understand what the option actually refers to, update the
> > help text, and add a dependency on 64-bit kernels.
> > 
> > Ferry confirmed that all the hardware can run 64-bit kernels these days,
> > but is still testing 32-bit kernels on the Intel Edison board, so this
> > remains possible, but is guarded by a CONFIG_EXPERT dependency now,
> > to gently push remaining users towards using CONFIG_64BIT.
> 
> That is a bit more than I said :-) I only know of Merrifield, as Andy
> removed the SFI bits and got ACPI working. For the other platforms I don't
> know the status. Additionally there are pieces of code where 32b runs
> substantially faster than 64b (I know of at least crc32c).
> 
> Maybe Andy can confirm the other platforms?

Listed SoCs are all capable of running 64-bit code.

Telling that they 64-bit only is a bit of a lie but it seems for good. :-)

OTOH I dunno if there is still a plan by community to resurrect Intel Medifield
and Clovertrail (there are phones in a working shape still around), but either
way they will need to switch to ACPI and U-boot to begin with and that's in my
knowledge not trivial and not easy task. That said, I don't think it will ever
happen.

-- 
With Best Regards,
Andy Shevchenko



  reply	other threads:[~2025-02-28 18:40 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-02-26 21:37 [PATCH v3 00/10] x86: 32-bit cleanups Arnd Bergmann
2025-02-26 21:37 ` [PATCH v3 01/10] x86/Kconfig: Geode CPU has cmpxchg8b Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/Kconfig: Add cmpxchg8b support back to Geode CPUs tip-bot2 for Arnd Bergmann
2025-02-26 21:37 ` [PATCH v3 02/10] x86: drop 32-bit "bigsmp" machine support Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/smp: Drop " tip-bot2 for Arnd Bergmann
2025-02-26 21:37 ` [PATCH v3 03/10] x86: rework CONFIG_GENERIC_CPU compiler flags Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/build: Rework " tip-bot2 for Arnd Bergmann
2025-02-26 21:37 ` [PATCH v3 04/10] x86: drop configuration options for early 64-bit CPUs Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/cpu: Drop " tip-bot2 for Arnd Bergmann
2025-02-26 21:37 ` [PATCH v3 05/10] x86: remove HIGHMEM64G support Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/mm: Remove CONFIG_HIGHMEM64G support tip-bot2 for Arnd Bergmann
2025-02-27 15:41   ` [PATCH v3 05/10] x86: remove HIGHMEM64G support H. Peter Anvin
2025-02-27 16:51     ` Linus Torvalds
2025-02-28  1:48       ` H. Peter Anvin
2025-02-28 10:09       ` Arnd Bergmann
2025-02-26 21:37 ` [PATCH v3 06/10] x86: drop SWIOTLB for PAE Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/mm: Drop CONFIG_SWIOTLB " tip-bot2 for Arnd Bergmann
2025-02-26 21:37 ` [PATCH v3 07/10] x86: drop support for CONFIG_HIGHPTE Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/mm: Drop " tip-bot2 for Arnd Bergmann
2025-02-26 21:37 ` [PATCH v3 08/10] x86: document X86_INTEL_MID as 64-bit-only Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/cpu: Document CONFIG_X86_INTEL_MID " tip-bot2 for Arnd Bergmann
2025-02-28 16:20   ` [PATCH v3 08/10] x86: document X86_INTEL_MID " Ferry Toth
2025-02-28 18:40     ` Andy Shevchenko [this message]
2025-02-26 21:37 ` [PATCH v3 09/10] x86: remove old STA2x11 support Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/pci: Remove " tip-bot2 for Arnd Bergmann
2025-02-26 21:37 ` [PATCH v3 10/10] x86: only allow EISA for 32-bit Arnd Bergmann
2025-02-27 10:42   ` [tip: x86/cpu] x86/platform: Only allow CONFIG_EISA " tip-bot2 for Arnd Bergmann
2025-02-27 10:34 ` [PATCH v3 00/10] x86: 32-bit cleanups Ingo Molnar
2025-02-27 14:08   ` Andy Shevchenko

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=Z8IDM8jb-3i5jxYU@smile.fi.intel.com \
    --to=andy@kernel.org \
    --cc=arnd@arndb.de \
    --cc=arnd@kernel.org \
    --cc=bp@alien8.de \
    --cc=dave.hansen@linux.intel.com \
    --cc=fntoth@gmail.com \
    --cc=hpa@zytor.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mingo@redhat.com \
    --cc=tglx@linutronix.de \
    --cc=torvalds@linux-foundation.org \
    --cc=willy@infradead.org \
    --cc=x86@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.