From: Wolfram Sang <wsa+renesas@sang-engineering.com>
To: Biju Das <biju.das.jz@bp.renesas.com>
Cc: Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Geert Uytterhoeven <geert+renesas@glider.be>,
Magnus Damm <magnus.damm@gmail.com>,
linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org,
Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@bp.renesas.com>,
Biju Das <biju.das.au@gmail.com>
Subject: Re: [PATCH v3 6/8] arm64: dts: renesas: rzg3e-smarc-som: Enable SDHI{0,2}
Date: Sat, 1 Mar 2025 13:41:48 +0100 [thread overview]
Message-ID: <Z8MAjL6iCK4F59pQ@ninjato> (raw)
In-Reply-To: <20250206134047.67866-7-biju.das.jz@bp.renesas.com>
[-- Attachment #1: Type: text/plain, Size: 307 bytes --]
On Thu, Feb 06, 2025 at 01:40:30PM +0000, Biju Das wrote:
> Enable eMMC on SDHI0 and SD on SDHI2 on RZ/G3E SMARC SoM.
>
> Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
FYI, I won't review these board enablements. I don't have schematics and
Geert already reviewed them. It should be good.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2025-03-01 12:41 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-06 13:40 [PATCH v3 0/8] Add RZ/G3E SDHI support Biju Das
2025-02-06 13:40 ` [PATCH v3 1/8] dt-bindings: mmc: renesas,sdhi: Document RZ/G3E support Biju Das
2025-02-06 13:40 ` [PATCH v3 2/8] mmc: renesas_sdhi: Arrange local variables in reverse xmas tree order Biju Das
2025-02-28 9:36 ` Wolfram Sang
2025-02-28 10:51 ` Biju Das
2025-02-06 13:40 ` [PATCH v3 3/8] mmc: renesas_sdhi: Add support for RZ/G3E SoC Biju Das
2025-02-27 15:16 ` Wolfram Sang
2025-02-27 15:29 ` Biju Das
2025-02-27 16:27 ` Biju Das
2025-02-27 19:02 ` Biju Das
2025-02-28 7:23 ` Biju Das
2025-02-28 9:15 ` Wolfram Sang
2025-02-28 9:42 ` Wolfram Sang
2025-02-28 10:50 ` Biju Das
2025-02-06 13:40 ` [PATCH v3 4/8] arm64: dts: renesas: r9a09g047: Add SDHI0-SDHI2 nodes Biju Das
2025-02-11 12:49 ` Geert Uytterhoeven
2025-02-28 21:30 ` Wolfram Sang
2025-02-06 13:40 ` [PATCH v3 5/8] arm64: dts: renesas: r9a09g057: Add support for enabling SDHI internal regulator Biju Das
2025-02-11 12:48 ` Geert Uytterhoeven
2025-02-28 21:31 ` Wolfram Sang
2025-02-06 13:40 ` [PATCH v3 6/8] arm64: dts: renesas: rzg3e-smarc-som: Enable SDHI{0,2} Biju Das
2025-02-11 12:48 ` Geert Uytterhoeven
2025-03-01 12:41 ` Wolfram Sang [this message]
2025-02-06 13:40 ` [PATCH v3 7/8] arm64: dts: renesas: rzg3e-smarc-som: Add support for enable SD on SDHI0 Biju Das
2025-02-11 12:50 ` Geert Uytterhoeven
2025-02-06 13:40 ` [PATCH v3 8/8] arm64: dts: renesas: r9a09g047e57-smarc: Enable SDHI1 Biju Das
2025-02-11 12:50 ` Geert Uytterhoeven
2025-02-20 7:11 ` [PATCH v3 0/8] Add RZ/G3E SDHI support Biju Das
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Z8MAjL6iCK4F59pQ@ninjato \
--to=wsa+renesas@sang-engineering.com \
--cc=biju.das.au@gmail.com \
--cc=biju.das.jz@bp.renesas.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=krzk+dt@kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=magnus.damm@gmail.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.