All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: "Éric Brunet" <eric.brunet@ens.fr>
Cc: stable@vger.kernel.org, regressions@lists.linux.dev,
	jouni.hogander@intel.com, jani.nikula@intel.com,
	gregkh@linuxfoundation.org
Subject: Re: Regression on drm/i915, with bisected commit
Date: Wed, 17 May 2023 23:32:42 +0300	[thread overview]
Message-ID: <ZGU56n66OAe0DqN3@intel.com> (raw)
In-Reply-To: <3236901.44csPzL39Z@skaro>

On Tue, May 16, 2023 at 03:04:53PM +0200, Éric Brunet wrote:
> Hello all,
> 
> I have a HP Elite x360 1049 G9 2-in-1 notebook running fedora 38 with an Adler 
> Lake intel video card.
> 
> After upgrading to kernel 6.2.13 (as packaged by fedora), I started seeing 
> severe video glitches made of random pixels in a vertical band occupying about 
> 20% of my screen, on the right. The glitches would happen both with X.org and 
> wayland.
> 
> I checked that vanilla 6.2.12 does not have the bug and that both vanilla 
> 6.2.13 and vanilla 6.3.2 do have the bug.
> 
> I bisected the problem to commit e2b789bc3dc34edc87ffb85634967d24ed351acb (it 
> is a one-liner reproduced at the end of this message).
> 
> I checked that vanilla 6.3.2 with this commit reverted does not have the bug.
> 
> I am CC-ing every e-mail appearing in this commit , I hope this is ok, and I 
> apologize if it is not.

Please file a bug at https://gitlab.freedesktop.org/drm/intel/issues/new
boot with "log_buf_len=4M drm.debug=0xe" passed to kernel cmdline, and
attach the resulting dmesg to the bug.

> 
> I have filled a fedora bug report about this, see https://bugzilla.redhat.com/
> show_bug.cgi?id=2203549 . You will find there a small video (made with fedora 
> kernel 2.6.14) demonstrating the issue.
> 
> Some more details:
> 
> % sudo lspci -vk -s 00:02.0
> 00:02.0 VGA compatible controller: Intel Corporation Alder Lake-UP3 GT2 [Iris 
> Xe Graphics] (rev 0c) (prog-if 00 [VGA controller])
>         DeviceName: Onboard IGD
>         Subsystem: Hewlett-Packard Company Device 896d
>         Flags: bus master, fast devsel, latency 0, IRQ 143
>         Memory at 603c000000 (64-bit, non-prefetchable) [size=16M]
>         Memory at 4000000000 (64-bit, prefetchable) [size=256M]
>         I/O ports at 3000 [size=64]
>         Expansion ROM at 000c0000 [virtual] [disabled] [size=128K]
>         Capabilities: [40] Vendor Specific Information: Len=0c <?>
>         Capabilities: [70] Express Root Complex Integrated Endpoint, MSI 00
>         Capabilities: [ac] MSI: Enable+ Count=1/1 Maskable+ 64bit-
>         Capabilities: [d0] Power Management version 2
>         Capabilities: [100] Process Address Space ID (PASID)
>         Capabilities: [200] Address Translation Service (ATS)
>         Capabilities: [300] Page Request Interface (PRI)
>         Capabilities: [320] Single Root I/O Virtualization (SR-IOV)
>         Kernel driver in use: i915
>         Kernel modules: i915
> 
> Relevant kernel boot messages: (appart from timestamps, these lines are 
> identical for 6.2.12 and 6.2.14):
> 
> [    2.790043] i915 0000:00:02.0: vgaarb: deactivate vga console
> [    2.790089] i915 0000:00:02.0: [drm] Using Transparent Hugepages
> [    2.790497] i915 0000:00:02.0: vgaarb: changed VGA decodes: 
> olddecodes=io+mem,decodes=io+mem:owns=io+mem
> [    2.793812] i915 0000:00:02.0: [drm] Finished loading DMC firmware i915/
> adlp_dmc_ver2_16.bin (v2.16)
> [    2.825058] i915 0000:00:02.0: [drm] GuC firmware i915/adlp_guc_70.bin 
> version 70.5.1
> [    2.825061] i915 0000:00:02.0: [drm] HuC firmware i915/tgl_huc.bin version 
> 7.9.3
> [    2.842906] i915 0000:00:02.0: [drm] HuC authenticated
> [    2.843778] i915 0000:00:02.0: [drm] GuC submission enabled
> [    2.843779] i915 0000:00:02.0: [drm] GuC SLPC enabled
> [    2.844200] i915 0000:00:02.0: [drm] GuC RC: enabled
> [    2.845010] i915 0000:00:02.0: [drm] Protected Xe Path (PXP) protected 
> content support initialized
> [    3.964766] [drm] Initialized i915 1.6.0 20201103 for 0000:00:02.0 on minor 
> 1
> [    3.968403] ACPI: video: Video Device [GFX0] (multi-head: yes  rom: no  
> post: no)
> [    3.968981] input: Video Bus as /devices/LNXSYSTM:00/LNXSYBUS:00/
> PNP0A08:00/LNXVIDEO:00/input/input18
> [    3.977892] fbcon: i915drmfb (fb0) is primary device
> [    3.977899] fbcon: Deferring console take-over
> [    3.977904] i915 0000:00:02.0: [drm] fb0: i915drmfb frame buffer device
> [    4.026120] i915 0000:00:02.0: [drm] Selective fetch area calculation 
> failed in pipe A
> 
> Is there anything else I should provide? I am willing to run some tests, of 
> course.
> 
> Thanks for your help,
> 
> Éric Brunet
> 
> =================================================
> 
> commit e2b789bc3dc34edc87ffb85634967d24ed351acb (HEAD)
> Author: Ville Syrjälä <ville.syrjala@linux.intel.com>
> Date:   Wed Mar 29 20:24:33 2023 +0300
> 
>     drm/i915: Fix fast wake AUX sync len
>     
>     commit e1c71f8f918047ce822dc19b42ab1261ed259fd1 upstream.
>     
>     Fast wake should use 8 SYNC pulses for the preamble
>     and 10-16 SYNC pulses for the precharge. Reduce our
>     fast wake SYNC count to match the maximum value.
>     We also use the maximum precharge length for normal
>     AUX transactions.
>     
>     Cc: stable@vger.kernel.org
>     Cc: Jouni Högander <jouni.hogander@intel.com>
>     Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>     Link: https://patchwork.freedesktop.org/patch/msgid/
> 20230329172434.18744-1-ville.syrjala@linux.intel.com
>     Reviewed-by: Jouni Högander <jouni.hogander@intel.com>
>     (cherry picked from commit 605f7c73133341d4b762cbd9a22174cc22d4c38b)
>     Signed-off-by: Jani Nikula <jani.nikula@intel.com>
>     Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
> 
> diff --git a/drivers/gpu/drm/i915/display/intel_dp_aux.c b/drivers/gpu/drm/
> i915/display/intel_dp_aux.c
> index 664bebdecea7..d5fed2eb66d2 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp_aux.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp_aux.c
> @@ -166,7 +166,7 @@ static u32 skl_get_aux_send_ctl(struct intel_dp *intel_dp,
>               DP_AUX_CH_CTL_TIME_OUT_MAX |
>               DP_AUX_CH_CTL_RECEIVE_ERROR |
>               (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) |
> -             DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL(32) |
> +             DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL(24) |
>               DP_AUX_CH_CTL_SYNC_PULSE_SKL(32);
>  
>         if (intel_tc_port_in_tbt_alt_mode(dig_port))
> 

-- 
Ville Syrjälä
Intel

  parent reply	other threads:[~2023-05-17 20:32 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-05-16 13:04 Regression on drm/i915, with bisected commit Éric Brunet
2023-05-16 23:51 ` Bagas Sanjaya
2023-05-17  9:21   ` Hogander, Jouni
2023-05-18  7:39   ` Bagas Sanjaya
2023-06-05 11:05   ` Linux regression tracking #update (Thorsten Leemhuis)
2023-05-17 20:32 ` Ville Syrjälä [this message]
2023-05-18  8:14   ` Éric Brunet
2023-05-18 13:31     ` Bagas Sanjaya

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ZGU56n66OAe0DqN3@intel.com \
    --to=ville.syrjala@linux.intel.com \
    --cc=eric.brunet@ens.fr \
    --cc=gregkh@linuxfoundation.org \
    --cc=jani.nikula@intel.com \
    --cc=jouni.hogander@intel.com \
    --cc=regressions@lists.linux.dev \
    --cc=stable@vger.kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.